Week 7

The 8088 and 8086 Microprocessors
8086 and 8088 Microprocessors

- 8086 announced in 1978; 8086 is a 16 bit microprocessor with a **16 bit data bus**
- 8088 announced in 1979; 8088 is a 16 bit microprocessor with an **8 bit data bus**
- Both manufactured using High-performance Metal Oxide Semiconductor (HMOS) technology
- Both contain about 29000 transistors
- Both are packaged in 40 pin dual-in-line package (DIP)
- Address lines A0-A7 and Data lines D0-D7 are multiplexed in 8088. These lines are labelled as AD0-AD7.
  - By multiplexed we mean that the same physical pin carries an address bit at one time and the data bit another time
- Address lines A0-A15 and Data lines D0-D15 are multiplexed in 8086. These lines are labelled as AD0-AD15.
8088 and 8086 Microprocessors

LOST IN MAXIMUM MODE
Minimum-mode and Maximum-mode Systems

• 8088 and 8086 microprocessors can be configured to work in either of the two modes: the minimum mode and the maximum mode

✓ **Minimum mode:**
  - Pull MN/MX to logic 1
  - Typically smaller systems and contains a single microprocessor
  - Cheaper since all control signals for memory and I/O are generated by the microprocessor.

✓ **Maximum mode**
  - Pull MN/MX logic 0
  - Larger systems with more than one processor (*designed to be used when a coprocessor (8087) exists in the system*)
**PINs on microprocessor**

Signals common to both minimum and maximum systems: 

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD7-AD0</td>
<td>Address/data bus</td>
<td>Bidirectional, 3-state</td>
</tr>
<tr>
<td>A15-A8</td>
<td>Address bus</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>A19/S6-A16/S3</td>
<td>Address/status</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>MN/MX</td>
<td>Minimum/maximum Mode control</td>
<td>Input</td>
</tr>
<tr>
<td>RD</td>
<td>Read control</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>TEST</td>
<td>Wait on test control</td>
<td>Input</td>
</tr>
<tr>
<td>READY.</td>
<td>Wait state control</td>
<td>Input</td>
</tr>
<tr>
<td>RESET</td>
<td>System reset</td>
<td>Input</td>
</tr>
<tr>
<td>NMI</td>
<td>Nonmaskable Interrupt request</td>
<td>Input</td>
</tr>
<tr>
<td>INTR</td>
<td>Interrupt request</td>
<td>Input</td>
</tr>
<tr>
<td>CLK</td>
<td>System clock</td>
<td>Input</td>
</tr>
<tr>
<td>Vcc</td>
<td>+5 V</td>
<td>Input</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
<td>Input</td>
</tr>
</tbody>
</table>
**PINs on microprocessor**

**Minimum mode unique signals**

<table>
<thead>
<tr>
<th>Name</th>
<th>Function</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOLD</td>
<td>Hold request</td>
<td>Input</td>
</tr>
<tr>
<td>HLDA</td>
<td>Hold acknowledge</td>
<td>Output</td>
</tr>
<tr>
<td>WR</td>
<td>Write control</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>IO/M</td>
<td>IO/memory control</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>DT/R</td>
<td>Data transmit/receive</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>DEN</td>
<td>Data enable</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>SSO</td>
<td>Status line</td>
<td>Output, 3-state</td>
</tr>
<tr>
<td>ALE</td>
<td>Address latch enable</td>
<td>Output</td>
</tr>
<tr>
<td>INTA</td>
<td>Interrupt acknowledge</td>
<td>Output</td>
</tr>
</tbody>
</table>
8088 Minimum-mode block diagram

Power supply

V<sub>cc</sub> — GND

Address/data bus

AD<sub>0</sub>-AD<sub>7</sub>, A<sub>16</sub>/S<sub>3</sub>-A<sub>19</sub>/S<sub>6</sub>
A<sub>8</sub>-A<sub>15</sub>

ALE
SSO
IO/M
DT/R
RD
WR
DEN
READY

Interrupt interface
INTR
INTA
TEST
NMI
RESET

DMA interface
HOLD
HLDA

Mode select
MN/MX

Clock
CLK

Memory/IO controls
8086 Minimum-mode block diagram
8284 clock generator

- Clock generation
- RESET synchronization
- READY synchronization
- Peripheral clock signal

Connection of the 8284 and the 8086.
Minimum Mode Interface

- Address/Data bus: 20 bits/8 bits (AD0-AD7) multiplexed for 8088
- Address/Data bus: 20 bits/16 bits (AD0-AD15) multiplexed for 8086
- Status signals: A_{16}-A_{19} multiplexed with status signals S_3-S_6 respectively
  - S3 and S4 together form a 2 bit binary code that identifies which of the internal segment registers were used to generate the physical address that was output on the address bus during the current bus cycle.
  - S5 is the logic level of the IF,
  - S6 is always logic 0. S0,S1,S2 used in maxmode (later)

<table>
<thead>
<tr>
<th>S4</th>
<th>S3</th>
<th>Address status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Alternate (relative to ES segment)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Stack (relative to SS Segment)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Code/None (relative to CS segment or a default zero)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Data (relative to DS segment)</td>
</tr>
</tbody>
</table>
Minimum Mode Interface

- Control Signals: (8088)
  - **Address Latch Enable (ALE)** is a pulse to logic 1 that signals external circuitry when a valid address is on the bus. This address can be latched in external circuitry on the 1-to-0 edge of the pulse at ALE.
  - **IO/M line**: memory or I/O transfer is selected (complement for 8086)
  - **DT/R line**: direction of data is selected
  - **RD line**: =0 when a read cycle is in progress
  - **WR line**: =0 when a write cycle is in progress
  - **DEN line**: (Data enable) Enables the external devices to supply data to the processor. Used when sharing memory with another processor.
Control Signals: (8088)

SSO (System Status Output) line *(only for 8088)*

=1 when data is read from memory and =0 when code is read from memory

<table>
<thead>
<tr>
<th>IO/M</th>
<th>DT/R</th>
<th>SS0</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Interrupt Acknowledge</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Memory Read</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Memory Write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Halt</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Opcode Fetch</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>I/O Read</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>I/O Write</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Passive</td>
</tr>
</tbody>
</table>
Minimum Mode Interface

✓ BHE (Bank High Enable) line (8086 only) :=0 for most significant byte of data and also carries $S_7=1$

<table>
<thead>
<tr>
<th>BHE#</th>
<th>A0</th>
<th>Selection</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Whole word (16-bits)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>High byte to/from odd address</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Low byte to/from even address</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>No selection</td>
</tr>
</tbody>
</table>

This is how memory is accessed using these signals:

Byte-Wide addressing (8088)

ODD Addresses (8086)

EVEN Addresses (8086)
Data Transfer

Figure 8–16  (a) Byte transfer by the 8088. (b) Word transfer by the 8088.
Bus Cycle and Time States

- A bus cycle (machine cycle) defines the basic operation that a microprocessor performs to communicate with external devices.
- Examples of bus cycles are memory read, memory write, input/output read and input/output write.
- A bus cycle corresponds to a sequence of events that starts with an address being output on the system bus followed by a read or write data transfer.
- During these operations, a series of control signals are also produced by the MPU to control the direction and timing of the bus.
- Each bus cycle consists of at least four clock periods: T1, T2, T3, and T4.
- These clock periods are also called the T-States.
Bus Cycle and Time States
Bus Cycle and Time States

T1 - start of bus cycle. Actions include setting control signals (or S0-S2 status lines) to give the required values for ALE, DTR, IO/M, putting a valid address onto the address bus.

T2 - the RD or WR control signals are issued, DEN is asserted and in the case of a write, data is put onto the data bus. The DEN turns on the data bus buffers to connect the CPU to the external data bus. The READY input to the CPU is sampled at the end of T2 and if READY is low, a wait state T_w (one or more) is inserted before T3 begins.

T3 - this clock period is provided to allow memory to access the data. If the bus cycle is a read cycle, the data bus is sampled at the end of T3.

T4 - all bus signals are deactivated in preparation for the next clock cycle. The 8088 also finishes sampling the data (in a read cycle) in this period. For the write cycle, the trailing edge of the WR signal transfers data to the memory or I/O, which activates and write when WR returns to logic 1 level.
Read Cycle of the 8088

Bus Timing for a Read Operation
Read Cycle

- Each BUS CYCLE (machine cycle) on the 8086 equals four system clocking periods (T states).
- The clock rate is 5MHz, therefore one Bus Cycle is 800ns.
- Memory specs (memory access time) must match constraints of system timing.
- For example, bus timing for a read operation shows almost 600ns are needed to read data.
- However, memory must access faster due to setup times, e.g. Address setup and data setup.
- This subtracts off about 150ns.
- Therefore, memory must access in at least 450ns minus another 30-40ns guard band for buffers and decoders.
- 420ns DRAM required for the 8086.
Write Cycle in 8088/8086 Minmode

One Bus Cycle

T1  T2  T3  T4

Address

Valid Address

Address/Data

Address

Data written to memory

WR

Simplified 8086 Write Bus Cycle
Minimum Mode Interface

- **Interrupt signals:**
  - **INTR (Interrupt request)** :=1 shows there is a service request, sampled at the final clock cycle of each instruction acquisition cycle.
  - **INTA** : @T1 tri-states the Address Bus. Processor responds with two pulses going to 0 when it services the interrupt and waits for the interrupt service number after the second pulse.
## Interrupt Signals cont’d

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Logic</th>
<th>Disabled by SW?</th>
<th>Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>NMI</td>
<td>Rising Edge</td>
<td>No</td>
<td>High</td>
</tr>
<tr>
<td>INTR</td>
<td>High</td>
<td>Yes</td>
<td>Low</td>
</tr>
</tbody>
</table>

- **NMI (Nonmaskable interrupt)**: A leading edge transition causes the processor to go to the interrupt routine after the current instruction is executed.

- **TEST**: Processor suspends operation when=1. Resumes operation when=0. Used to synchronize the processor to external events. (All 8087-capable compilers and assemblers automatically generate a *WAIT* instruction before each coprocessor instruction. The *WAIT* instruction tests the CPU's *TEST* pin and suspends execution until its input becomes "LOW". When *TEST*=0, *WAIT* instruction is like *NOP*.

  In all 8086/8087 systems, the 8086 /TEST pin is connected to the 8087 BUSY pin. As long as the EU executes a coprocessor instruction, it forces its BUSY pin "HIGH"; thus, the WAIT opcode preceding the coprocessor instruction stops the CPU until any still-executing coprocessor instruction has finished)

- **RESET**: =0. Need at least 4 clock cycles. Issuing reset causes the processor to fetch the first instruction from the memory FFFF:0000h.
Minimum Mode Interface

- **DMA (Direct Memory Access) Interface Signals:**
  - **HOLD:** External device puts logic level 1 to HOLD input to take control of the bus for DMA request. (sampled at every rising edge of the CLK)
  - **HLDA (Hold acknowledge):** Processor responds by putting logic level 1 to HLDA. (at the end of T4)
  - In this state; Address and Data lines, SSO, IO/M, DT/R, RD, WR, DEN signals are all put to **high-Z state**

![Diagram](image-url)

**FIGURE 10.14** HOLD timing
Minimum Mode Interface

• READY Control line:
  – can be used to insert wait states into the bus cycle so that it is extended by a number of clock periods.

✓ If the access time for a memory device is longer than the memory access time calculated, need to give extra clock periods, wait state Tw, for memory.

✓ The READY input is sampled at the end of T2 and again, if applicable, in the middle of Tw. If READY is a logic 0 on 1-to-0 clock transition, then Tw is inserted between T2 and T3. And will check for logic 1 on 0-to-1 clock transition in the middle of Tw to see if it shall go back T3.

✓ During the wait state, signals on the buses remain the same as they were at the start of the WAIT state.

✓ By having the WAIT state, slow memory and devices has at least one more cycle (200ns for 5 MHz 8088) to get its data output.
Read Cycle of the 8086 - minimum mode

- BHE is output along with the address during T1
- Data can be read during T3 over all 16 data bus lines
- M/IO replaces IO/M
- SSO status signal is not produced
Maximum Mode Interface

- Used in a multiprocessor environment
- 8288 Bus Controller is used for bus control
- WR\(^{-}\), IO/M\(^{-}\), DT/R\(^{-}\), DEN\(^{-}\), ALE, INTA\(^{-}\) signals are not readily available
- Instead following generated from S0, S1 and S2:
  - MRDC\(^{-}\) (memory read command)
  - MWRT\(^{-}\) (memory write command)
  - AMWC\(^{-}\) (advanced memory write command)
  - IORC\(^{-}\) (I/O read command)
  - IOWC\(^{-}\) (I/O write command)
  - AIOWC\(^{-}\) (Advanced I/O write command)
  - INTA\(^{-}\) (interrupt acknowledge)
Maximum Mode Interface

- **DEN, DT/R−** and **ALE** signals are the same as minimum-mode systems
- **LOCK−**: when =0, prevents other processors from using the bus
- **QS₀** and **QS₁ (queue status signals)**: informs about the status of the queue
- **RQ−/GT−₀** and **RQ−/GT−₁** are used instead of HOLD and HLDA lines in a multiprocessor environment as request/grant lines. Bidirectional!
8088 does not provide all the signals, instead it outputs a status code on three signal lines S0, S1, and S2
Maximum-mode interface circuit diagram (8086)
## Status Bits

- Indicate the function of the current bus cycle.
- They are normally decoded by the 8288 bus controller.

<table>
<thead>
<tr>
<th>Status Inputs</th>
<th>CPU Cycle</th>
<th>8288 Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>S2</td>
<td>S1</td>
<td>S0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

- The signals shown above are produced by 8288 depending on the state of $S_0$, $S_1$ and $S_2$. 
Maximum Mode Interface

Block Diagram of the 8288
Read Cycle of the 8086 - maximum mode
Maxmode operation

$RQ_{\overline{0}}^{\overline{0}}$ and $RQ_{\overline{1}}^{\overline{1}}$ are request grant signals used by other devices called bus masters to take over the 8088’s system bus to read or write into the memory (such as 8087 coprocessor).

Sequence of operations:

1. When another device decides to take over the system bus, it will pull $RQ_{\overline{0}}^{\overline{0}}$ low for one clock period.
2. When the 8088 ready to release the system bus, it will use $RQ_{\overline{0}}^{\overline{0}}$ as an output to inform the new bus master. A second low level one period pulse does this.
3. The 8088 enters a Hold ACK state until the new bus master is ready to give the bus back by sending a third low level one period pulse as an input.
Maxmode operation

QS0 and QS1 (queue status) pins provide information on the 8088 internal instruction queue. The information is used by the 8087 coprocessor. The queue status bits indicate the contents of the internal instruction queue according to the following table:

<table>
<thead>
<tr>
<th>QS1</th>
<th>QS0</th>
<th>Instruction Queue Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No operation (queue is idle)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>First byte of an opcode</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Queue is empty</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Subsequent byte of an opcode</td>
</tr>
</tbody>
</table>
The 8087 updates its internal instruction queue by monitoring the 8088’s QS0-QS1 queue status lines.

In this way, the 8087 maintains an instruction queue that is identical to the one in the 8088.

When the 8087 assumes control of the system’s buses, it controls the 8288 bus controller through its own S0–S2 status lines in the same manner as the 8088 does during normal operations.
Address Bus Latches and Buffers

![Diagram of Address Bus Latches and Buffers]

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>OC</td>
<td>Enable C</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
</tr>
</tbody>
</table>
Address Latch Circuit
Data Bus Transceiver Circuit

<table>
<thead>
<tr>
<th>GBAR ENABLE</th>
<th>DIR</th>
<th>OPERATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>B data to A</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>A data to B</td>
</tr>
<tr>
<td>H</td>
<td>x</td>
<td>Isolation</td>
</tr>
</tbody>
</table>
Buffered Systems

• Buffering (boosting) of the control, data, and address busses to provide sufficiently strong signals to drive various IC chips
  – When a pulse leaves an IC chip it can lose some of its strength depending on how far away the receiving IC is located
  – Plus the more pins a signal is connected to (i.e., fanout) the stronger the signal must be to drive them all which requires bus buffering
  – bus buffering = boosting the signals travelling on the busses
  – unidirectional bus 74LS244
  – bidirectional bus 74LS245
FIGURE 9-5  The 8088 microprocessor shown with a demultiplexed address bus. This is the model used to build many 8088-based systems.
Fully buffered 8088
8086 System
Fully Buffered 8086
Memory Interface
Bank Write Control Logic

\[ \text{BHEL} \quad \text{MWRC} \]

\[ \text{7432} \quad \text{WR}_U \]

\[ \text{A}_{0L} \quad \text{7432} \quad \text{WR}_L \]
Bank Read Control Logic