MSP430 Teaching Materials



Introductory Overview Week2

Hacettepe University

Outline



- ☐ Microcontrollers Versus Microprocessors
- ☐ Central Processing Unit
- ☐ System Buses
- Memory Organization
- □ I/O Subsystem Organization
- □ CPU Instruction Set
- MSP430 Instructions and Addressing Modes
- ☐ Introduction to Interrupts
- Notes on Program Design
- ☐ The TI MSP430 Microcontroller Family
- □ Development Tools

Microprocessors vs.




- Abbreviated as MPUs
- Contain a General Purpose CPU
 - ALU, CU, Registers, & BIU
- Require External Components to form a basic system
 - Buses
 - Memory
 - I/O interfaces & devices
- Additional Characteristics
 - Architecture optimized for accelerating data processing
 - Include elements to accelerate instruction execution?

Microprocessors vs.



Fig. 3.1 General architecture of a microcomputer system

- Central Processing Unit
- System Memory
- Program Memory
- Data Memory
- Input-Output Subsystem
- System Buses
- Address bus
- Data bus
- Control bus
- Power & Support Logic



Microcontrollers



- A microcontroller is a functional computer systemon-a-chip. It contains a processor, memory, and programmable input/output peripherals.
- Microcontrollers include an integrated CPU, memory (a small amount of RAM, program memory, or both) and peripherals capable of input and output.
- Abbreviated as MCUs
- Contain a CPU
- Usually less complex than that of an MPU

Microcontrollers



- Include memory and peripherals in a single chip
- Denominated computer-on-a-chip
- Most MCUs do not provide external buses
- On-chip Memory
- Includes both program and data memory
- Include typical Peripherals
- Timers
- I/O ports
- Data converters etc..

Microcontrollers






Fig. 3.2 Structure of a typical microcontroller



Table 3.1 A sample of MCU families/series

Company	4-bits	8-bits	16-bits	32-bits
EM Microelectronic	EM6807	EM6819		
Samsung	S3P7xx	S3F9xxx	S3FCxx	S3FN23BXZZ
Freescale semiconductor		68HC11	68HC12	
Toshiba		TLCS-870	TLCS-900/L1	TLCS-900/H1
Texas instruments			MSP430	TMS320C28X
			TMS320C24X	Stellaris line
Microchip		PIC1X	PIC2x	PIC32

INTEL

8031,8032,8051,8052,8751,8752

PIC

8-bit PIC16, PIC18,

16-bit DSPIC33 / PIC24,

PIC16C7x

Motorola

MC68HC11

TI MSP430

MICROPROCESSOR Vs MICROCONTROLLER



MICROPROCESSOR	MICROCONTROLLER	
The functional blocks are ALU, registers, timing & control units	It includes functional blocks of microprocessors & in addition has timer, parallel i/o, RAM, EPROM, ADC & DAC	
Bit handling instruction is less, One or two type only	Many type of bit handling instruction	
Rapid movements of code and data between external memory & MP	Rapid movements of code and data within MC	
It is used for designing general purpose digital computers system	They are used for designing application specific dedicated systems	

RISC VS CISC



- CISC (Complex Instruction Set Computer)
- □ Variable length instructions
- ☐ Large instruction set
- ☐ Focuses in accomplishing as much as possible with each instruction
 - Helps programmer's tasks
 - Augments hardware complexity
- RISC (Reduced Instruction Set Computer)
- ☐ Fixed length instructions
- ☐ Short (reduced) instruction set
- □ Focuses on simple instructions
 - Makes programming harder
 - Simplifies the hardware structure

CPU COMPONENTS



■ Hardware

- **■**Control unit (CU)
- Arithmetic Logic Unit (ALU)
- Register set
- ■Bus interface logic (BIL)

■Software

- Instruction set
- Addressing modes





Fig. 3.3 Minimal architectural components in a simple CPU

CONTROL UNIT



- Operation
- ■Governs the CPU working like a finite state machine
- **Cycles forever through three states:**
 - Fetch
 - Decode, and
 - Execute
- ■The fetch-decode-execute cycle is also known as the instruction cycle or CPU cycle



CONTROL UNIT



Fetch

- ■The program counter (PC) provides the address of the instruction to be fetched from memory
- ■The instruction pointed by the PC is brought from memory into the CPU's instruction register (IR)

Decode

- The instruction meaning is deciphered
- ■The decoded information is used to send signals to the appropriate CPU components to execute the instruction

Execute

- ■The CU commands the corresponding functional units to perform the actions specified by the instruction
- •At the end of the execution phase, the PC has been incremented to point to the address of the next instruction in memory

ARITHMETIC LOGIC UNIT



- Performs Supported Logic and Arithmetic Operations
 - **■**Logic: AND, OR, NOT, XOR, SHIFT, ROTATE
 - Arithmetic: ADD, SUB, CMP
- Datapath Width
 - Established by the ALU operand width
 - •Also sets the width of the data bus and data registers
- ■Example: A 16-bit CPU
 - ■16-bit ALU operands
 - ■16-bit Data bus
 - ■16-bit Registers

BUS INTERFACE UNIT



- Coordinates the interaction between the internal buses and the system buses,
- ■Defines how the external address, data, and control buses operate
- Present even in MCUs with no external buses to coordinate internal bus activity
- **■**Transparent to the programmer

SYSTEM BUS



- **■**Data bus
- Set of lines carrying data and instructions
- Data bus lines are bidirectional to allow for reads & writes
- ■READ: A transfer into a CPU register from memory or I/O
- ■WRITE: A transfer or from a CPU register to memory or I/O
- Address bus
- Set of lines transporting the address information which uniquely identifies a data cell in memory or peripheral device
- **■**Control bus
- Set of lines carrying the signals that regulate the system activity

REGISTERS



□ Provide temporary storage for:
□Data & operands
□Memory addresses
□Control words
□ Fastest form of storage
☐Smallest Capacity
□ Volatile Contents
□Contents lost when CPU is de-energized
□Register Types
□General Purpose
☐Special Purpose

GP REGISTERS



SP REGISTERS



- ☐ Instruction Register (IR)
 Holds the instruction being currently decoded and executed
 ☐ Program Counter (PC)
 Holds the address of the next instruction to be fetched from memory
 ☐ Stack Pointer (SP)
 Holds the address of the current top-of-stack (TOS)
 ☐ Status Register (SR)
 Holds the current CPU status
 - Status is indicated by a set of flags
 - A Flag: an individual bit indicating some condition

Flag REGISTERS



- ☐ Zero Flag (ZF)
 - Set when the result of an ALU operation is zero, and cleared otherwise
- □ Carry Flag (CF)
 - Set when an ALU arithmetic operation produces a carry
- □ *Negative* or *sign flag (NF)*
 - Set if the result of an ALU operation is negative and cleared otherwise
- □ Overflow Flag (VF)
 - This flag signals overflow in ALU addition or subtraction operations with signed numbers
- ☐ Interrupt Flag (IF)
 - Also called the Global Interrupt Enable (GIE)
 - Is not associated to the ALU status
 - Indicates whether or not the CPU would accept interrupt



Example 3.1 The following operations are additions performed by the ALU using 8-bit data. For each one, determine the Carry, Zero, Negative, and Overflow flags.

Solution: The operands have eight bits, so this length is our reference for the flags when we look at the result. The most significant bit in this group is flag N. The bit to the left is C. In hex form, these additions are, respectively, 4Ah + 79h = C3h; B4h + 4Ch = 100h; 9Ah + B9h = 153h; and CAh + 1Bh = E5h. The zero flag is set if the result is 0, discarding the carry, and the overflow flag is set if the addition of numbers of the same sign (that is, with equal most significant bit) yield a result of different sign (signaled by N). With this information we have then:

Operation 4Ah + 79h = C3h: C = 0, N = 1, Z = 0 and V = 1. Operation B4h + 4Ch = 100h: C = 1, N = 0, Z = 1 and V = 0. Operation 9Ah + B9h = 153h: C = 1, N = 0, Z = 0 and V = 1. Operation CAh + 1Bh = E5h: C = 0, N = 1, Z = 0 and V = 0.

MEMORY ORGANIZATION




- Data Address: Little and Big Endian Conventions
- Program and Data Memory
- Von Neumann and Harvard Architectures
- Memory and CPU Data Exchange: An Example
- Memory Map
- MSP430 Memory Organization

MEMORY ORGANIZATION



- The memory subsystem is organized as an array of cells or locations
- **■**Each memory location is identified by an address
- The contents of a memory cell is a word
 - ■A memory word may store instructions or data



MEMORY TYPES



Storage	Memory	In-system Writable	Comments
	N. 1. 1. D.O.M.		
	Masked ROM	No	Non programmable
	OTPROM	No	One time programmable
			with programming device
	EPROM	No	Erasable and programmable
Nonvolatile			with external device
		Yes	Slow to erase/write.
			Not advisable to write
	EEPROM		during program execution.
			Requires higher voltage.
	Flash	Yes	Similar to EEPROM
	FRAM	Yes	Fast to write at low voltage
Volatile	Static RAM	Yes	Fastest to write/read
	DRAM	Yes	Fast to write/read

Fig 3.7 Memory types

Memory



- □ **Volatile:** Loses its contents when power is removed.
 - Static
 - Dynamic
- Nonvolatile: Retains its contents when power is removed and is therefore used for the program and constant data. Usually slower than writing to RAM
 - **Masked ROM:** The data are encoded into one of the masks used for photolithography and written into the IC during manufacture. This memory really is read-only. Used for the high-volume production of stable products, because any change to the data requires a new mask to be produced at great expense. Some MSP430 devices can be ordered with ROM, shown by a *C* in their part number. For ex: MSP430CG4619.
 - OTP (one-time programmable memory): This is just EPROM in a normal package without a window, which means that it cannot be erased. Devices with OTP ROM are still widely used and the first family of the MSP430 used this technology.

Memory



- **EPROM** (electrically programmable ROM): As its name implies, it can be programmed electrically but not erased. Devices must be exposed to ultraviolet (UV) light for about ten minutes to erase them. The usual black epoxy encapsulation is opaque, so erasable devices need special packages with quartz windows, which are expensive. These were widely used for development before flash memory was widely available.
- □ **Flash memory:** This can be both programmed and erased electrically and is now by far the most common type of memory. It has largely superseded electrically erasable, programmable ROM (EEPROM). The practical difference is that individual bytes of EEPROM can be erased but flash can be erased only in blocks. Most MSP430 devices use flash memory, shown by an *F* in the part number

EXAMPLE MEMORY BANK CONNECTION



MEMORY BANK: Memory blocks of one byte are called bank MEM SEGMENT: A set of memory words with continuous addressing




Fig. 3.8 Example of bank connection

40BF003A0120 has the address F8AAh?

ENDIANNESS



☐ Big Endian:

Data is stored with the most significant byte in the lowest address and the least significant byte in the highest address

□ Little Endian

Data is stored the the least significant byte in the lowest address and the most significant byte in the highest

XX

F0h


7Eh

26h

9Ah

XX BIG


address



MCU ARCHITECTURES



- Von Neumann
 - A single set of buses for accessing both programs and data and a single address space
- Harvard
 - Uses separate buses for accessing programs and data and has separate address spaces



Harvard and von Neumann Architectures



- ☐ Harvard: The volatile (data) and nonvolatile (program) memories are treated as separate systems, each with its own address and data bus.
 - Simulataneous Access!
 - Individually Optimized.
 - Microchip PICs, the Intel 8051 and the ARM9.
- □ Von Neumann
 - Easier architecture.
 - MSP430, Freescale HCS08, and the ARM7.

CONCEPTUAL MEMORY CONNECTION






Fig. 3.11 CPU to memory connection: a conceptual scheme

256B Memory Example






Fig. 3.12 256B memory bank example

A General Memory Map Example






Fig. 3.13 Example memory map for a microcomputer with a 16-bit address bus. **a** Global memory gap, **b** Partial memory map

MSP430 MEMORY ORGANIZATION






Fig. 3.14 MSP430 global memory maps (*Courtesy of Texas Instruments, Inc*). **a** 16-bit address bus memory map, **b** 20-bit address bus memory map

Address Space

Me



Mapped into a single, contiguous address space:

 All memory, including RAM, Flash/ROM, information memory, special function registers (SFRs), and peripheral registers.

Memory Map:

emory Addı	ress	Description	Access
End:	0FFFFh	Interrupt Vector Table	Word/Byte
Start:	0FFE0h		word/ byte
End:	0FFDFh		
		Flash/ROM	Word/Byte
Start *:	0F800h		Word, Byte
Start 1	01100h		
End *: -	010FFh		
	0107Fh	Information Memory	Word/Byte
Start:	01000h	(Flash devices only)	
End:	0FFFh	Boot Memory	Word/Byte
Start:	0C00h	(Flash devices only)	Word, Byte
	·		
End *:	09FFh		
	027Fh	RAM	Word/Byte
Start:	0200h		
End:	01FFh	16-bit Peripheral modules	Word
Start:	0100h	10 bit i cripiiciai modules	vvoru
End:	00FFh	8-bit Peripheral modules	Byto
Start:	0010h	o-bit Peripheral inloudies	Byte
End:	000Fh	Special Function Registers	Byto
Start:	0000h	Special Function Registers	Byte
			•

MSP430



- ☐ The CPU is identical for all members of the '430 family.
- □ 3-stage instruction pipeline, instruction decoding, a 16-bit ALU, four dedicated-use registers, and twelve working (or scratchpad) registers
- ☐ The CPU is connected to its memory through two 16-bit busses, one for addressing, and the other for data
- □ All memory, including RAM, ROM, information memory, special function registers, and peripheral registers are mapped into a single, contiguous address space.

Central Processing Unit (MSP430 CPU) (1/7)



□ RISC (Reduced Instructions Set Computing) architecture:


- Instructions are reduced to the basic ones (short set):
 - 27 physical instructions;
 - 24 emulated instructions.
- This provides simpler and faster instruction decoding;
- Interconnect by a using a common memory address bus (MAB) and memory data bus (MDB) - Von Neumann architecture:
 - Makes use of only one storage structure for data and instructions sets.
 - The separation of the storage processing unit is implicit;
 - Instructions are treated as data (programmable).

Central Processing Unit (MSP430 CPU) (2/7)



- □ RISC (Reduced Instructions Set Computing) type architecture:
 - Uses a 3-stage instruction pipeline
 - Fetch, Decode and Execute
 - 16 bit ALU;
 - 4 dedicated-use registers;
 - 12 working registers.

- **Pipeline Organization**
- · 3-stage pipeline: Fetch Decode Execute
- Three-cycle latency, one instruction per cycle throughput



- □ Address bus has 16 bit so it can address 64 kB (including RAM + Flash + Registers);
- Arithmetic Logic Unit (ALU):
 - Addition, subtraction, comparison and logical (AND, OR, XOR) operations;
 - Operations can affect the overflow, zero, negative, and carry flags of the SR (Status Register).

Data Bus



☐ The set of lines carrying data and instructions to or from the CPU is called the data bus. ☐ A read operation occurs when information is being transferred into the CPU. ☐ A data bus transfer *out from* the CPU into memory or into a peripheral device, is called a write operation. □ Note that the designation of a transfer on the data bus as read or write is always made with respect to the CPU. ☐ Data bus lines are generally bi-directional because the same set of lines allows us to carry information to or from the CPU. ☐ One transfer of information is referred to as data bus transaction. ☐ The number of lines in the data bus determines the maximum data width the CPU can handle in a single transaction; wider

data transfers are possible, but require multiple data bus

transactions

MSP430 REGISTERS



- ■Based on a 16-bit RISC architecture
 - •CPUX: Extends base architecture to 20-bit wide
- ■Register Structure
 - ■Organized as a 16, 16-bit register file (R0 R15)
 - 4 registers (R0, R1, R2 and R3) have dedicated functions;
 - 12 register are working registers (R4 to R15) for general use.
- **■**Special Purpose Registers
 - ■Program Counter (PC): named R0 or PC
 - ■Stack Pointer (SP): named R1 or SP
 - ■Status Register (SR): named R2 or SR
 - ■Has a dual function as (SR) and as Constant Generator 1 (CG1)
 - **■**Constant Generator 2, named CG2 or R3
- ■PC & SP always point to even addresses
 - ■Their LSB is always 0

Central Processing Unit (MSP430 CPU) (3/7)



□ R0: Program Counter (PC):

 Points to the next instruction to be read from memory and executed by the CPU.

Program Counter



- ☐ The Program Counter is located in R0.
- ☐ Individual memory location addresses are 8-bit, but all instructions are 16 bit, the PC is constrained to even numbers (i.e. the LSB of the PC is always zero).
- Avoid direct manipulation of the PC except following:
- ☐ Example: Switch Statement via Manual PC Control

```
mov value, R15; Put
```

cmp R15,#8

ige outofrange

cmp #0,R15

jn outofrange

rla R15

rla R15

add R15,PC

jmp value0

jmp value1

jmp value2

jmp value3

jmp value4

jmp value5

jmp value6

jmp value7

outofrange

jmp RangeError

; Put the Switch value into R15

; range checking

; If R15>7, do not use PC Switch

; more range checking

; Multiply R15 by two, since PC is always even

; Double R15 again, since symbolic jmp is 2 words long

; PC goes to proper jump

Central Processing Unit (MSP430 CPU) (4/7)



□ R1: Stack Pointer (SP):

- 1st: stack can be used by user to store data for later use (instructions: store by PUSH, retrieve by POP);
- 2nd: stack can be used by user or by compiler for subroutine parameters (PUSH, POP in calling routine; addressed via offset calculation on stack pointer (SP) in called subroutine);
- 3rd: used by subroutine calls to store the program counter value for return at subroutine's end (RET);
- 4th: used by interrupt system stores the actual PC value first, then the actual status register content (on top of stack) on return from interrupt (RETI) the system get the same status as just before the interrupt happened (as long as none has changed the value on TOS) and the same program counter value from stack.

Stack Pointer



- ☐ The Stack Pointer is implemented in R1. Like the Program Counter, the LSB is fixed as a zero value, so the value is always even.
- ☐ The stack is implemented in RAM, and it is common practice to start the SP at the top (TOS-highest valid value) of RAM.
- ☐ Things to watch out for:
 - Asymmetric push/pop combinations.
 - Stack encroachment problem

Central Processing Unit (MSP430 CPU) (5/7)



□ R2: Status Register (SR):

- Stores status and control bits;
- System flags are changed automatically by the CPU;
- Reserved bits are used to support the constant generator.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserv	ed fo	r CG1			V	SCG1	SCG0	OSCOFF	CPUOFF	GIE	N	Z	С

Bit		Description
8	V	Overflow bit. V = 1 \Rightarrow Result of an arithmetic operation overflows the signed-variable range.
7	SCG1	System clock generator 1. SCG1 = 1 \Rightarrow DCO generator is turned off – if not used for MCLK or SMCLK
6	SCG0	System clock generator 0. SCG0 = 1 \Rightarrow FLL+ loop control is turned off
5	OSCOFF	Oscillator Off. OSCOFF = 1 \Rightarrow turns off LFXT1 when it is not used for MCLK or SMCLK
4	CPUOFF	CPU off. CPUOFF = 1 \Rightarrow disable CPU core.
3	GIE	General interrupt enable. GIE = 1 \Rightarrow enables maskable interrupts.
2	N	Negative flag. $N = 1 \Rightarrow \text{result of a byte or word operation is negative.}$
1	Z	Zero flag. $Z = 1 \Rightarrow$ result of a byte or word operation is 0.
0	С	Carry flag. $C = 1 \Rightarrow \text{result of a byte or word operation produced a carry.}$



- □ CPUOFF, OSCOFF, SCG0, and SCG1, which control the mode of operation of the MCU. Setting various combinations of these bits puts the MCU into one of its lowpower modes, which is described in the section "Low-Power Modes of Operation"
- ☐ All bits are clear in the full-power, active mode. This is the main effect of setting each bit in the MSP430F2xx:
- □ **CPUOFF** disables MCLK, which stops the CPU and any peripherals that use MCLK.
- □ **SCG1** disables SMCLK and peripherals that use it.
- □ **SCG0** disables the DC generator for the DCO (disables the FLL in the MSP430x4xx family).
- □ **OSCOFF** disables LFXT1.

Central Processing Unit (MSP430 CPU) (6/7)



□ R2/R3: Constant Generator Registers (CG1/CG2):

- Depending of the source-register addressing modes (As)
 value, six constants can be generated without code word or
 code memory access to retrieve them.
- This is a very powerful feature which allows the implementation of emulated instructions, for example, instead of implement a core instruction for an increment the constant generator is used.

Register	As	Constant	Remarks
R2	00	-	Register mode
R2	01	(0)	Absolute mode
R2	10	00004h	+4, bit processing
R2	11	00008h	+8, bit processing
R3	00	00000h	0, word processing
R3	01	00001h	+1
R3	10	00002h	+2, bit processing
R3	11	0FFFFh	-1, word processing

Constant Generators



R2 and R3 function as
constant generators, so that
register mode may be used
instead of immediate mode
for some common constants.

R2 is a dual use register.
It serves as the Status
Register, as well.

- ☐ The use of a constant generator saves a word in the machine instruction.
- □ For example, mov #1,R7 translates into 4317 (0010 0011 0001 0111), and
- mov.b #4,R7 into **4267** (0010 **0001** 01**10** 0111).

W(S)	Value in R2	Value in R3
00		0000h
01	(0) (absolute mode)	0001h
10	0004h	0002h
11	0008h	OFFFFh

Status Register



- ☐ The Status Register is implemented in R2, and is comprised of various system flags.
- ☐ The bits of the SR are:
- ☐ The Carry Flag (C)
 - Location: SR(0) (the LSB)
 - Function: Identifies when an operation results in a carry.
 Can be set or cleared by software, or automatically.
 - 1=Carry occurred
 - 0=No carry occurred



- ☐ The Zero Flag (Z)
- ☐ Location: SR(1)
- ☐ Function: Identifies when an operation results in a zero.
 Can be set or cleared by software, or automatically.
- ☐ 1=Zero result occurred
- □ 0=Nonzero result occurred

- ☐ The Negative Flag (N)
- \Box Location: SR(2)
- ☐ Function: Identifies when an operation results in a negative. Can be set or cleared by software, or automatically. This flag reflects the value of the MSB of the operation result (Bit 7 for byte operations, and bit 15 for word operations).
- □ 1=Negative result occurred
- □ 0=Positive result occurred



☐ The Global Interrupt Enable (GIE)

Location: SR(3)

Function: Enables or disables all maskable interrupts. Can be set or cleared by software, or automatically.

- ☐ Interrupts automatically reset this bit, and the reti instruction automatically sets it.
- ☐ 1=Interrupts Enabled
- □ 0=Interrupts Disabled

- ☐ The CPU off bit (CPUOff)
 Location: SR(4)
 Function: Enables or
 disables the CPU core.
 Can be cleared by
 - software, and is reset by enabled interrupts.
- □ None of the memory, peripherals, or clocks are affected by this bit. This bit is used as a power saving feature.
- \Box 1=CPU is on
- \Box 0=CPU is off



- ☐ The Oscillator off bit (OSCOff)
 Location: SR(5)
 Function: Enables or disables
 the crystal oscillator circuit
 (LFXT1).
- ☐ Can be cleared by software, and is reset by enabled external interrupts.
- OSCOff shuts down everything, including peripherals. RAM and register contents are preserved. This bit is used as a power saving feature.
- \Box 1=LFXT1 is on
- \Box 0=LFXT1 is off

- □ The System Clock Generator (SCG1,SCG0) Location: SR(7),SR(6) Function: These bits, along with OSCOff and CPUOff define the power mode of the device.
- More on this later



- ☐ The Overflow Flag (V)
 Location: SR(8)
 Function: Identifies when
 an operation results in an
 overflow.
- ☐ Can be set or cleared by software, or automatically.
- Overflow occurs when two positive numbers are added together, and the result is negative, or when two negative numbers are added together, and the result is positive.
- □ 1=Overflow result occurred
- □ 0=No overflow result occurred

□ Four of these flags (Overflow, Negative, Carry, and Zero) drive program control, via instructions such as cmp (compare) and jz (jump if Zero flag is set).

MSP430 REGISTERS



- Status Flags
- □ Carry (C), Zero (Z), Sign or Negative (N), overflow (V), and global interrupt enable (GIE)
- □ Other flags
 - CPUOFF, OSCOFF, SCG1 and SCG0
 - Are used to configure the CPU, oscillator and low power modes
- ☐ MSP430 ALU
 - 16-bit wide (20-bit in CPUX)
 - Arithmetic ADD, SUB, CMP operations
 - BCD arithmetic
 - Bitwise logic operations
 - Does not provide for multiplication, division, or FP
- Some MSP430 feature a hardware multiplier peripheral device

General Purpose Registers



☐ Twelve 16-bit working registers, R4 through R15 ☐ Use these registers as much as possible. Any variable which is accessed often should reside in one of these locations, for the sake of efficiency. ☐ Generally, you may select any of these registers for any purpose, either data or address. ☐ These general-purpose registers are adequate to store data registers, address pointers, or index values and can be accessed with byte or word instructions. ☐ However, some development tools will reserve R4 and R5 for debug information. Different compilers will use these registers in different fashions, as well. ■ Know your development tools.

Special Function Registers



- ☐ Special function registers are, memory-mapped registers with special dedicated functions
- ☐ There are, sixteen of these registers, at memory locations 0000h through 000Fh.
- ☐ Only the first six are used.
- ☐ Locations 0000h and 0001h contain interrupt enables
- ☐ Locations 0002h and 0003h contain interrupt flags
- □ Locations 0004h and 0005h contain module enable flags Only two bits are implemented in each byte. These bits are used for the USARTs.

0010h-001Fh	I/O ports 3 and 4 control (Byte addressable, All devices), I/O port 0 (Byte addressable, '3xx devices)
0006h-000Fh	Unused (All devices)
0005h	Module Enables 2 (Byte Addressable, all devices)
0004h	Module Enables 1 (Byte Addressable, all devices)
0003h	Interrupt Flags 2 (Byte Addressable, all devices)
0002h	Interrupt Flags 1 (Byte Addressable, all devices)
0001h	Interrupt Enables 2 (Byte Addressable, all devices)
0000h	Interrupt Enables 1 (Byte Addressable, all devices)

Peripheral Registers



- □ All on-chip peripheral registers are mapped into memory, immediately after the special function registers.
- □ Byte-addressable, which are mapped in the space from 010h to 0FFh, and
- □ Word-addressable, which are mapped from 0100h to 01FFh.

01B0h-01FFh	Unused (All devices)
01A0h-01Afh	ADC Control ('1xx and '4xx devices) / Unused ('3xx devices)
0180h-019Fh	Timer B ('1xx devices) / Unused ('3xx and '4xx devices)
0160h-017Fh	Timer A (All devices)
0140h-015Fh	ADC Conversion ('1xx and '4xx devices) / Unused ('3xx devices)
0130h-013Fh	Multiplier (All devices)
0120h-012Fh	Watchdog timer, applicable flash control (All devices)
0110h-011Fh	ADC ('3xx devices) / Unused ('1xx and '4xx devices
0100h-010Fh	Unused (All devices)
00B0h-00FFh	Unused (All devices)
0090h-00Afh	LCD (Byte addressed, '4xx devices) / Unused ('1xx and '3xx devices)
0080h-008Fh	ADC memory control (Byte addressed, '1xx and '4xx devices) / Unused ('3xx devices)
0070h-007Fh	USART (Byte addressed, All devices)
0060h-006Fh	Unused (All devices)
0050h-005Fh	System Clock (Byte addressable, All devices) / Comparator ('1xx and '4xx devices) / Brownout ('4xx devices) / EPROM and crystal buffer ('3xx devices)
0040h-004Fh	Basic Timer and 8-bit Counter (Byte addressable, '3xx and '4xx devices) / Unused ('1xx devices).
0030h-003Fh	I/O ports 5 and 6 control (Byte addressable, '1xx and '4xx devices) / LCD (Byte addressable, '3xx devices)
0020h-002Fh	I/O ports 1 and 2 control (Byte addressable, All devices)

RAM



■ RAM always begins at location 0200h, and is contiguous up to its final address.

□ RAM is used for all scratchpad variables, global variables, and the stack

- □ The developer needs to be careful that scratchpad allocation and stack usage do not encroach on each other, or on global variables
- □ Accidental sharing of RAM is a very common bug, and can be difficult to chase down
- Be consistent about use. Locate the stack at the very end of the RAM space, and place your most commonly used globals at the beginning.

Memory Address	Description
OFFEOh-OFFFFh	Interrupt Vectors
0FFDFh	End of code space-All devices
0F800h	Start of code space-2K devices
0F000h	Start of code space-4k devices
0E000h	Start of code space-8k devices
0D000h	Start of code space-12k devices
0C000h	Start of code space-16k devices
0A000h	Start of code space-24k devices
08000h	Start of code space-32k devices
04000h	Start of code space-48k devices
01100h	Start of code space-60k devices
010FFh	End of Information Memory: Flash devices except
	'F110 and 'F1101
0107Fh	End of Information Memory: 'F110 and 'F1101
01000h	Start of Information Memory: Flash devices only
OFFFh	End of Boot Memory: Flash devices only
0C00h	Start of Boot Memory: Flash devices only
09FFh	End of RAM-2k devices
05FFh	End of RAM-1k devices
03FFh	End of RAM-512 byte devices
02FFh	End of RAM-256 byte devices
027Fh	End of RAM-128 byte devices
0200h	Start of RAM-All devices

Boot Memory (flash devices only)



- Boot memory is implemented in flash devices only, located in memory locations 0C00h through 0FFFh.
- ☐ It is the only hard-coded ROM space in the flash devices.
- ☐ This memory contains the bootstrap loader, which is used for programming of flash blocks, via a USART modüle.
- □ Contains a program to communicate using a standard serial protocol, often with the COM port of a PC. This can be used to program the chip but improvements in other methods of communication have made it less important than in the past, particularly for development. All MSP430s had a bootstrap loader until the F20xx, from which it was omitted to improve security.

Information Memory (flash devices only)



- ☐ Flash devices in the '430 family have the added feature of information memory.
- □ This information memory acts as onboard EEPROM, allowing critical variables to be preserved through power down.
- □ A 256B block of flash memory for storage of nonvolatile data. Such as an address for a network, or variables that should be retained even when power is removed. For example, a printer might remember the settings from when it was last used and keep a count of the total number of pages printed.
 - It is divided into two 128-byte segments.
 - The first of these segments is located at addresses 01000h through 0107Fh, and the second is at 01080h through 010FFh.

Code Memory



- □ Holds the program, including the executable code itself and any constant data. The F2013 has 2KB but the F2003 only 1KB.
- □ Code memory is always contiguous at the end of the address space (i.e. always runs to location 0FFFFh).
- ☐ The code runs from 01100h to 0FFE0h for 60K devices
- ☐ The code runs from 0E000 to 0FFE0h for 8K devices.
- ☐ All code, tables, and hard-coded constants reside in this memory space.

Interrupt Vectors



- ☐ Interrupt vectors are located at the very end of memory space, in locations 0FFE0h through 0FFFEh.
- □ Used to handle "exceptions," when normal operation of the processor is interrupted or when the device is reset. This table was smaller and started at 0xFFE0 in earlier devices.
- ☐ Priority of the interrupt vector increases with the word address.

Vector Address	Priority	\2xx	′4xx
0xFFFE	31, Highest	Hard Reset/ Watchdog	Hard Reset/ Watchdog
0xFFFC	30	Oscillator/ Flash/NMI	Oscillator/ Flash/NMI
0xFFFA	29	Timer_B (22x2, 22x4, 23x, 24x, 26x)	Timer_B ('43x and'44x)
0xFFF8	28	Timer_B (22x2, 22x4, 23x, 24x)	Timer_B ('43x and'44x)
0xFFF6	27	Comparator_A+ (20x1, 21x1, 23x, 24x, 26x)	Comparator
0xFFF4	26	Watchdog Timer+	Watchdog Timer
0xFFF2	25	Timer_A	USARTO Rx ('43x and'44x)
0xFFF0	24	Timer A	USARTO Tx ('43x and'44x)
0xFFEE	23	USCI Rx (22x2, 22x4, 23x, 24x, 26x)	ADC ('43x and'44x)
UNITEE	23	I2C status (23x, 24x)	ADC (43% and 44%)
0xFFEC	22	USCI Tx (22x2, 22x4, 23x, 24x, 26x)	Timer A
OXITEC		I2C Rx/Tx (23x, 24x, 26x)	Timer_A
0xFFEA	21	ADC10 (20x2 22x2, 22x4)	Timer A
OXITER		ADC12 (23x, 24x, 26x)	Timer_A
		SD16_A (20x3)	
0xFFE8	20	USI (20x2, 20x3)	Port 1
0xFFE6	19	Port P2	USART1 Rx ('44x)
0xFFE4	18	Port P1	USART1 Tx ('44x)
0xFFE2	17	USCI Rx (23x, 24x, 26x)	Port 2
OMIT EE		I2C status (241x, 261x)	
0xFFE0	16	USCI Tx (23x,24x)	Basic Timer
		I2C Rx/Tx (241x, 261x)	
	15	DMA (241x, 261x)	
	14	DAC12 (241x, 261)	
	13 to 0, Lowest	Reserved	

Memory Map Summary



01B0h-01FFh	Unused (All devices)
01A0h-01Afh	ADC Control
0180h-019Fh	Timer B
0160h-017Fh	Timer A
0140h-015Fh	ADC Conversion
0130h-013Fh	Multiplier
0120h-012Fh	Watchdog timer
0110h-011Fh	ADC
0100h-010Fh	Unused (All devices)
00B0h-00FFh	Unused (All devices)
0090h-00Afh	LCD
0080h-008Fh	ADC memory control

Memory Map Summary



0070h-007Fh	USART
0060h-006Fh	Unused
0050h-005Fh	System Clock (Byte addressable, All devices) / Comparator
0040h-004Fh	Basic Timer and 8-bit Counter
0030h-003Fh	I/O ports 5 and 6 control
0020h-002Fh	I/O ports 1 and 2 control
0010h-001Fh	I/O ports 3 and 4 control
0006h-000Fh	Unused
0005h	Module Enables 2
0004h	Module Enables 1
0003h	Interrupt Flags 2
0002h	Interrupt Flags 1
0001h	Interrupt Enables 2
0000h	Interrupt Enables 1

IO SUBSYSTEM



- ☐ All the components other than the CPU & memory connected to the system buses
 - Timers & Watchdog timers
 - Communication interfaces
 - Analog to Digital Converter (ADC)
 - Digital to Analog Converter (DAC)
 - Development peripherals
- ☐ Its organization resembles that of memory
- Memory mapped I/O
 - Address space inside the memory space, uses same instructions used to access memory
- ☐ I/O mapped I/O
 - Separate address space, instructions, and signals for I/O (rarely used in modern processors)

CONCEPTUAL IO INTERFACE



- ☐ Serves as a bridge between a device & the buses
- ☐ Has one or more registers each with their own addresses
 - Data, control, and status registers
- □ Accessed like memory (read/write)




Fig. 3.17 Connection of printer interface to CPU buses and printer itself

CONCEPTUAL IO INTERFACE



- ☐ Includes lines to connect to the system buses, I/O device connection lines, and a set of internal registers
- ☐ Internal register types
- ☐ Control: to configure the operation of the device & interface
- ☐ Status: to allow inquiries about the device & interface status
- □ Data: for exchanging data with the device




Fig. 3.16 Anatomy of an input/output (I/O) interface

INTERFACE EXAMPLE






Fig. 3.17 Connection of printer interface to CPU buses and printer itself

Table 3.3 Internal addresses for sample printer interface

A1	A0	Register
0	0	Control
0	1	Status
1	0	Data-out
1	1	Not used

INTERFACE EXAMPLE






Fig. 3.18 Status and control registers in printer interface example

IO pin HARDWARE CONFIGURATION






Fig. 3.19 Basic IO Pin hardware configuration: a Basic I/O register's functions; b pull-down resistor for inputs; c pull-up resistors

Direction Register (PxDIR): Selects in or out direction function for pin, with 1 for output direction and 0 for input direction.

Input Register (PxIN): This is a read-only register. The value changes automatically when the input itself changes.

Output Register (PxOUT): to write signal to output. This is a read-and-write register.

Function Select Register (PxSEL): Used to select between I/O port or peripheral module function. With PxSEL.n = 0, pin Px.n operates as an I/O pin port; with PxSEL.n = 1, as a module pin.

Timing Diagrams






Fig. 3.20 Definitions of timing concepts. a Single signal timing convention, b Bus timing convention




Fig. 3.21 Example of simplified write and read timings. a Read timing diagram, b Write timing diagram

MSP430 IO Subsystem



- Memory mapped from address 0x0000h to 0x01FFh
- ☐ Information stored in special function registers (SFR)
 - Located from 0x0000 to 0x000F
 - Control the operation of MSP430 peripherals
- ☐ Available Peripherals (Specific list is device dependent)
 - General Purpose I/O Pins
 - Arranged as multiple 8-bit I/O ports
 - 16-bit Timers
 - General purpose and Watchdog
 - Communication Support
 - USART, SPI, I2C
 - Data Converters
 - ADCs and DACs
 - System Support
 - POR and brownout reset circuitry
 - Clock generators and supply voltage supervisors

MSP430 Package Pinout





Fig. 3.22 Package pinout of two MSP430 microcontroller models: a MSPG2231 Pin description, b MSP430x1xx Pin description (Courtesy of Texas Instruments, Inc.)



MSP430x1xx series

The MSP430x1xx Series is the basic generation without an embedded LCD controller. They are generally smaller than the '3xx generation. These flash- or ROM-based ultra-low-power MCUs offer 8 MIPS, 1.8–3.6 V operation, up to 60 KB flash, and a wide range of analog and digital peripherals.

- Power specification overview, as low as:
- 0.1 μA RAM retention
- 0.7 μA real-time clock mode
- 200 μA / MIPS active
- Features fast wake-up from standby mode in less than 6 μs.
- Device parameters
- Flash options: 1–60 KB
- ROM options: 1–16 KB
- RAM : 128 B–10 KB
- GPIO options: 14, 22, 48 pins
- ADC options: Slope, 10 & 12-bit SAR
- Other integrated peripherals: 12-bit DAC, up to 2 16-bit timers, watchdog timer, brown-out reset, SVS, USART module (UART, SPI), DMA, 16×16 multiplier, Comparator_A, temperature sensor



MSP430F2xx series

The MSP430F2xx Series are similar to the '1xx generation, but operate at even lower power, support up to 16 MHz operation, and have a more accurate (±2%) on-chip clock that makes it easier to operate without an external crystal. These flash-based ultra-low power devices offer 1.8–3.6 V operation. Includes the very-low power oscillator (VLO), internal pull-up/pull-down resistors, and low-pin count options.

Power specification overview, as low as:

0.1 μA RAM retention

0.3 μA standby mode (VLO)

0.7 µA real-time clock mode

220 µA / MIPS active

Feature ultra-fast wake-up from standby mode in less than 1 µs

Device parameters

Flash options: 1–120 KB RAM options: 128 B – 8 KB

GPIO options: 10, 11, 16, 24, 32, and 48 pins

ADC options: Slope, 10 & 12-bit SAR, 16 & 24-bit Sigma Delta

Other integrated peripherals: operational amplifiers, 12-bit DAC, up to 2 16-bit timers, watchdog timer, brown-out reset, SVS, USI module (I²C, SPI), USCI module, DMA, 16×16 multiplier, Comparator A+, temperature sensor



MSP430G2xx series

The MSP430G2xx Value Series features flash-based Ultra-Low Power MCUs up to 16 MIPS with 1.8–3.6 V operation. Includes the Very-Low power Oscillator (VLO), internal pull-up/pull-down resistors, and low-pin count options, at lower prices than the MSP430F2xx series.

Ultra-Low Power, as low as (@2.2 V):

0.1 μA RAM retention

0.4 μA Standby mode (VLO)

0.7 µA real-time clock mode

220 µA / MIPS active

Ultra-Fast Wake-Up From Standby Mode in <1 μs

Device parameters

Flash options: 0.5–56 KB RAM options: 128 B–4 KB

GPIO options: 10, 16, 24, 32 pins ADC options: Slope, 10-bit SAR

Other integrated peripherals: Capacitive Touch I/O, up to 3 16-bit timers, watchdog timer,

brown-out reset, USI module (I²C, SPI), USCI module, Comparator_A+, Temp sensor



MSP430x3xx series

The MSP430x3xx Series is the oldest generation, designed for portable instrumentation with an embedded LCD controller. This also includes a frequency-locked loop oscillator that can automatically synchronize to a low-speed (32 kHz) crystal. This generation does not support EEPROM memory, only mask ROM and UV-eraseable and one-time programmable EPROM. Later generations provide only flash memory and mask ROM options. These devices offer 2.5–5.5 V operation, up to 32 KB ROM.

Power specification overview, as low as:

0.1 μA RAM retention

0.9 µA real-time clock mode

160 µA / MIPS active

Features fast wake-up from standby mode in less than 6 µs.

Device parameters:

ROM options: 2–32 KB

RAM options: 512 B-1 KB

GPIO options: 14, 40 pins

ADC options: Slope, 14-bit SAR

Other integrated peripherals: LCD controller, multiplier



MSP430x4xx series

The MSP430x4xx Series are similar to the '3xx generation, but include an integrated LCD controller, and are larger and more capable. These flash or ROM based devices offers 8–16 MIPS at 1.8–3.6 V operation, with FLL, and SVS. Ideal for low power metering and medical applications.

Power specification overview, as low as:

0.1 μA RAM retention

0.7 µA real-time clock mode

200 µA / MIPS active

Features fast wake-up from standby mode in less than 6 µs.

Device parameters:

Flash/ROM options: 4 – 120 KB

RAM options: 256 B – 8 KB

GPIO options: 14, 32, 48, 56, 68, 72, 80 pins

ADC options: Slope, 10 & 12-bit SAR, 16-bit Sigma Delta

Other integrated peripherals: SCAN_IF, ESP430, 12-bit DAC, Op Amps, RTC, up to 2 16-bit timers, watchdog timer, basic timer, brown-out reset, SVS, USART module (UART, SPI), USCI module, LCD Controller, DMA, 16×16 & 32x32 multiplier, Comparator_A,

temperature sensor, 8 MIPS CPU Speed



MSP430x5xx series

The MSP430x5xx Series are able to run up to 25 MHz, have up to 512 KB flash memory and up to 66 KB RAM. This flash-based family features low active power consumption with up to 25 MIPS at 1.8–3.6 V operation (165 uA/MIPS). Includes an innovative power management module for optimal power consumption and integrated USB.[3]

Power specification overview, as low as:

0.1 μA RAM retention

2.5 µA real-time clock mode

165 µA / MIPS active

Features fast wake-up from standby mode in less than 5 µs.

Device parameters:

Flash options: up to 512 KB RAM options: up to 66 KB

ADC options: 10 & 12-bit SAR

GPIO options: 29, 31, 47, 48, 63, 67, 74, 87 pins

Other integrated peripherals: High resolution PWM, 5 V I/O's, USB, backup battery switch, up to 4 16-bit timers, watchdog timer, Real-Time Clock, brown-out reset, SVS,

USCI module, DMA, 32x32 multiplier, Comp B, temperature sensor



MSP430x6xx series

The MSP430x6xx Series are able to run up to 25 MHz, have up to 512 KB flash memory and up to 66 KB RAM. This flash-based family features low active power consumption with up to 25 MIPS at 1.8–3.6 V operation (165 uA/MIPS). Includes an innovative power management module for optimal power consumption and integrated USB.

Power specification overview, as low as:

0.1 μA RAM retention

2.5 µA real-time clock mode

165 µA / MIPS active

Features fast wake-up from standby mode in less than 5 µs.

Device parameters:

Flash options: up to 512 KB RAM options: up to 66 KB ADC options: 12-bit SAR

GPIO options: 74 pins

Other integrated peripherals: USB, LCD, DAC, Comparator_B, DMA, 32x32 multiplier, power management module (BOR, SVS, SVM, LDO), watchdog timer, RTC, Temp sensor

How to Read Datasheets (1/6)



- □ Manufacturers of electronic components provide datasheets containing the specifications detailing the part/device characteristics;
- Datasheets give the electrical characteristics of the device and the pin-out functions, but without detailing the internal operation;
- □ More complex devices are provided with documents that aid the development of applications, such as:
 - Application notes;
 - User's guides;
 - Designer's guides;
 - Package drawings, etc...

How to Read Datasheets (2/6)



□ Datasheets include information:


- Concerning the part number of the device or device series;
- Electrical characteristics:
 - Maximum and minimum operating voltages;
 - Operating temperature range e.g. 0 to 70 degrees C;
 - Output drive capacity for each output pin, as well as an overall limit for the entire chip;
 - Clock frequencies;
 - Pin out electrical characteristics (capacitance, inductance, resistance);
 - Noise tolerance or the noise generated by the device itself;
 - Physical tolerances...

How to Read Datasheets (3/6)



MSP430 device datasheet:

- Device has a large number of peripherals;
- Each input/output pin usually has more than one function;
- It has a table with the description of each pin function;
- Example, Pin number 2 = P6.3/A3;
 - Digital Input/Output Port 6 bit 3;
 - 3rd analogue input.



How to Read Datasheets (4/6)




☐ MSP430 User's Guide:

Most peripherals are represented by Block Diagrams.

Example: Part of the MSP430F44x clock module block

diagram:




How to Read Datasheets (5/6)



■ MSP430 User's Guide:

 Example: Part of the MSP430F44x clock module block diagram: Detail SELMx;



- Multiplexed block: (4 inputs and 1 output):
 - SELMx = 00: Output routed from the first input to the multiplexer output;
 - SELMx = 01: Output routed from the second one and so on;
 - SELMx is a 2-bit mnemonic: SELM1 (MSB), SELM0 (LSB).
- To use the peripheral, it is necessary to find out how the register(s) need to be configured:
 - SELMx is in the FLL_CTL1 register.

How to Read Datasheets (6/6)



■ MSP430 User's Guide:

SELMx are the 3rd and 4th bits of FLL_CTL1 control register.

FLL_CTL1, FLL+ control register 1

5

_	SMCLKO	OFF XT2OFF	SELMx		SELS	FLL_DIVx
Bit		Description				
6	SMCLKOFF	Disable the submain clock SMCLKOFF = 0 SMCLKOFF = 1	signal (SMCLK): \Rightarrow \Rightarrow		CLK active CLK inactive	
5	XT2OFF	Disable the second crystal XT2OFF = 0 XT2OFF = 1	oscillator (XT2): \Rightarrow \Rightarrow		active inactive	
4-3	SELMx	Select the master clock (M SELM1 SELM0 = 0 0 SELM1 SELM0 = 0 1 SELM1 SELM0 = 1 0 SELM1 SELM0 = 1 1	 ⇒ DCO ⇒ DCO ⇒ XT2 			
2	SELS	Select the submain clock (SELS = 0 SELS = 1	SMCLK) source: \Rightarrow DCO \Rightarrow XT2			
1-0	FLL_DIVx	Select the auxiliary clock (⇒ Divio ⇒ Divio ⇒ Divio 	der factor: /1 der factor: /2 der factor: /4 der factor: /8		