

Week 3
Further into the MSP430

Hacettepe University



MSP430MtFaFbMc

- Mt: Memory Type
 - **C: ROM**
 - **F: Flash**
 - **P: OTP**
 - **E: EPROM (for developmental use. There are few of these.)**
- Fa, Fb: Family and Features
 - **10, 11: Basic**
 - **12, 13: Hardware UART**
 - **14: Hardware UART, Hardware Multiplier**
 - **31, 32: LCD Controller**
 - **33: LCD Controller, Hardware UART, Hardware Multiplier**
 - **41: LCD Controller**
 - **43: LCD Controller, Hardware UART**
 - **44: LCD Controller, Hardware UART, Hardware Multiplier**
- Mc: Memory Capacity
 - **0: 1kb ROM, 128b RAM**
 - **1: 2kb ROM, 128b RAM**
 - **2: 4kb ROM, 256b RAM**
 - **3: 8kb ROM, 256b RAM**
 - **4: 12kb ROM, 512b RAM**
 - **5: 16kb ROM, 512b RAM**
 - **6: 24kb ROM, 1kb RAM**
 - **7: 32kb ROM, 1kb RAM**
 - **8: 48kb ROM, 2kb RAM**
 - **9: 60kb ROM, 2kb RAM**

Example

- The MSP430F435 is a Flash memory device with an LCD controller, a hardware UART, 16 kb of code memory, and 512 bytes of RAM.

Microcontroller characteristics

- Integration: Able to implement a whole design onto a single chip.
- Cost: Are usually low-cost devices (a few \$ each);
- Clock frequency: Compared with other devices (microprocessors and DSPs), MCUs use a low clock frequency:
 - MCUs today run up to 100 MHz/100 MIPS (Million Instructions Per Second).
- Power consumption: Low power (battery operation);
- Bits: 4 bits (older devices) to 32 bits devices;
- Memory: Limited available memory, usually less than 1 MByte;
- Input/Output (I/O): Low to high (8 to 150) pin-out count.


MSP430 main characteristics (1/3)

- Low power consumption:
 - 0.1 μA for RAM data retention;
 - 0.8 μA for real-time clock mode operation;
 - 250 $\mu\text{A}/\text{MIPS}$ during active operation.
- Low operation voltage (from 1.8 V to 3.6 V);
- < 1 μs clock start-up;
- < 50 nA port leakage;
- Zero-power Brown-Out Reset (BOR).

MSP430 main characteristics (3/3)

- Flexibility:
 - Up to 256 kByte Flash;
 - Up to 100 pins;
 - USART, I2C, Timers;
 - LCD driver;
 - Embedded emulation;
 - And many more peripherals modules...
- Microcontroller performance:
 - Instruction processing on either bits, bytes or words
 - Reduced instructions set;
 - Compiler efficient;
 - Wide range of peripherals;
 - Flexible clock system.
- 1.8–3.6V operation

MSP430 Architecture



MACHINE VS. ASSEMBLY LANGUAGE

❑ Machine Language Instructions

- Sequence of zeros and ones understood by the CPU
- Hard to read by humans
- Consists of several fields
- Opcode, source and destination fields, and an optional datum

❑ Assembly Language Instructions

- A human understandable notation for machine language
- One assembly instruction per machine language instruction
- Consists of several fields
- A mnemonic followed by zero or more operands

❑ Assembly Process

- Converts an assembly language program into a machine language program

Machine vs Assembly language

Machine language	Assembly language
480D	<code>mov R8, R13</code>
5079 006B	<code>add.b #0x6B, R9</code>
23F1	<code>jnz 0x3E2</code>
1300	<code>reti</code>

Computer Instructions

- Computer program consists of a sequence of instructions
 - instruction = verb + operand(s)
 - stored in memory as 1's and 0's
 - called machine code.
- Instructions are *fetch*ed from *memory*
 - The **program counter (PC)** holds the memory address of the next instruction (or operand).
 - The instruction is stored internal to the CPU in the **instruction register (IR)**.
- Programs execute sequentially through memory
 - **Execution order** is altered by changing the program counter (**PC**).
 - A **computer clock** controls the speed and phases of instruction execution.

Machine vs Assembly Code

Machine Code

```

0100000000110001
0000011000000000
0100000010110010
0101101000011110
0000000100100000
0100001100001110
0101001101011110
1111000001111110
0000000000001111
0001001000110000
0000000000001110
1000001110010001
0000000000000000
0010001111111101
0100000100111111

```

Assembler

Assembly Code

```

mov.w #0x0600,r1
mov.w #0x5a1e,&0x0120

mov.w #0,r14
add.b #1,r14
and.b #0x0f,r14

push #0x000e

sub.w #1,0(r1)


jne $-4
mov.w @r1+,r15

```

Disassembler


Anatomy of Machine Instruction

“Add the value in Register 4 to the value in Register 5”



MSP430 Bus Architecture


- Memory Address Bus (uni-directional)
 - **Address Space** = number of possible memory locations (memory size)
- Memory Data Bus (bi-directional)
 - **Addressability** = # of bits stored in each memory location (8-bits).
 - Words are **always** addressed at an even address (**little endian**).
- Sixteen 16-bit registers
 - Program Counter (R0), Stack Pointer (R1), Status Register (R2), Constant Generator (R3), General Purpose Registers (R4-R15).
- 16-bit ALU (Arithmetic and Logic Unit)
 - Sets condition codes: Z, C, N, V
 - The master clock (MCLK) drives the CPU and ALU logic.



MSP430 Memory Architecture


- **Memory**
 - 64K byte addressable, address space (0x0000 - 0xFFFF)
 - Flash / ROM – Used for both code/data
 - Interrupt vectors - Upper 16 words
 - RAM (0x0200) – Volatile storage

- **Input / Output**
 - Get information in and out of the computer.
 - External devices attached to a computer are called peripherals.
 - Lower 512 bytes (0x0000 - 0x01FF) of address space
 - 16-bit peripherals (0x0100 - 0x01FF)
 - 8-bit peripherals (0x0010 - 0x00FF)
 - Special Function Registers – Lower 16 bytes



MSP430 Ports



- Computer communicates with external world thru 8 bit memory locations called Ports.
 - Each Port bit is independently programmable for Input or Output.
 - Edge-selectable input interrupt capability (P1/P2 only) and programmable pull-up/pull-down resistors available.
- Port Registers
 - PxIN – read from port
 - PxOUT – write to port
 - PxDir – set port direction (input or output)



MSP430 Instructions

- The first 4-bits (nybble) of an instruction is called the **opcode** and specifies the instruction and format.
- The MSP430 ISA defines 27 instructions with **three instruction formats**: double operand, single operand, and jumps.
- Single and double operand instructions process **word** (16-bits) or **byte** (8-bit) data operations. (Default is word)
- **Orthogonal** instruction set – every instruction is usable with every addressing mode throughout the entire memory map.
- Includes high register count, no paging, stack processing, memory to memory operations, constant generator.


MSP430 Instructions




Opcode	Instruction	Format
0000	Undefined	Single Operand
0001	RCC, SWPB, RRA, SXT, PUSH, CALL, RETI	
0010	JNE, JEQ, JNC, JC	Jumps
0011	JN, JGE, JL, JMP	
0100	MOV	Double Operand
0101	ADD	
0110	ADDC	
0111	SUBC	
1000	SUB	
1001	CMP	
1010	DADD	
1011	BIT	
1100	BIC	
1101	BIS	
1110	XOR	
1111	AND	

MPS430 Instruction Formats


- Format I: Instructions with two operands:



- Format II: Instruction with one operand:



- Format III: Jump instructions:




Format I: Double Operand

Mnemonic	Operation	Description
Arithmetic instructions		
ADD (.B or .W) src, dst	src+dst→dst	Add source to destination
ADDC (.B or .W) src, dst	src+dst+C→dst	Add source and carry to destination
DADD (.B or .W) src, dst	src+dst+C→dst (dec)	Decimal add source and carry to destination
SUB (.B or .W) src, dst	dst+.not.src+1→dst	Subtract source from destination
SUBC (.B or .W) src, dst	dst+.not.src+C→dst	Subtract source and not carry from destination
Logical and register control instructions		
AND (.B or .W) src, dst	src.and.dst→dst	AND source with destination
BIC (.B or .W) src, dst	.not.src.and.dst→dst	Clear bits in destination
BIS (.B or .W) src, dst	src.or.dst→dst	Set bits in destination
BIT (.B or .W) src, dst	src.and.dst	Test bits in destination
XOR (.B or .W) src, dst	src.xor.dst→dst	XOR source with destination
Data instructions		
CMP (.B or .W) src, dst	dst-src	Compare source to destination
MOV (.B or .W) src, dst	src→dst	Move source to destination

Format II: Single Operand

Mnemonic	Operation	Description
Logical and register control instructions		
RRA (.B or .W) dst	MSB→MSB→... LSB→C	Roll destination right
RRC (.B or .W) dst	C→MSB→...LSB→C	Roll destination right through carry
SWPB (.W) dst	Swap bytes	Swap bytes in destination
SXT (.W) dst	bit 7→bit 8...bit 15	Sign extend destination
PUSH (.B or .W) src	SP-2→SP, src→@SP	Push source on stack
Program flow control instructions		
CALL dst	SP-2→SP, PC+2→@SP dst→PC	Subroutine call to destination
RETI	@SP+→SR, @SP+→SP	Return from interrupt

Format III: Jump Instruction



- Jump instructions are used to direct program flow to another part of the program (by changing the PC).
- The condition on which a jump occurs depends on the Condition field consisting of 3 bits:
 - **JNZ/JNE** 000: jump if not equal ($Z = 0$)
 - **JZ/JEQ** 001: jump if equal ($Z = 1$)
 - **JNC/JLO** 010: jump if no carry ($C = 0$)
 - **JC/JHS** 011: jump if carry ($C = 1$)
 - **JN** 100: jump if negative ($N = 1$)
 - **JGE** 101: jump if greater than or equal ($N = V$)
 - **JL** 110: jump if lower ($N \neq V$)
 - **JMP** 111: unconditional jump

Different Machine Instructions for MSP430




Fig. 3.23 Four machine language instructions for the MSP430

Basic Assembly Process




Fig. 3.24 Basic assembly process

TOOLS FOR MSP430

Table 3.7 Programming and debugging tools for MSP430

Site	Simulator	C compiler	Assembler	Linker
CCS	X	X	X	X
IAR	X	X	X	X
mspgcc		X	X	X
naken	X		X	X
pds-430	X	X	X	
cdk4msp	X			
mcc-430		X		




Fig. 4.1 Simplified hardware connection diagram for LED in board




Fig. 4.2 Flow diagram for the blinking LED: **a** General Concept; **b** Expanded flow diagram

Assembler Coding Style

```

; blinky.asm: Software Toggle P1.0
        .cdecls C,"msp430.h"           ; MSP430 C header
        .def      RESET

DELAY   .equ      0
        .bss      cnt,2

        .text                           ; begin code
C000:  4031 0280      mov.w    #0x0280,SP           ; init stack ptr
C004:  40B2 5A80 0120  mov.w    #WDTPW+WDTHOLD,&WDTCTL ; stop WDT
C00a:  DED2 0022      bis.b    #0x01,&P1DIR           ; set P1.0 output
C00e:  E3D2 0021      xor.b    #0x01,&P1OUT
C012:  4380 41EC      mov.w    #DELAY,cnt
C016:  8390 41E8      sub.w    #1,cnt           ; delay over?
C01a:  23FD          jnz     delaylp        ; n
C01c:  3FF8          jmp     mainloop       ; y, repeat

        .sect      ".reset"           ; RESET vector
        .word      RESET              ; start address
        .end

```

Put defines & variables here

Start executable code after .text directive

Put start label here

Listing 4.1: C Language Listing

```
1  #include  <msp430x12x.h>
2  void main(void)
3  { WDTCTL = WDTPW + WDTCTL; /* Stop watchdog timer */
4    P1DIR |= 0x01;          /* Set P1.0 to output direction */
5    for (;;)
6    { unsigned int i;
7      P1OUT ^= 0x01;        /* Toggle P1.0 using ex-or */
8      i = 50000;           /* Delay */
9      do (i--);
10     while (i != 0);
11   }
12 }
```

Fig. 4.3 C language code for LED toggling

Listing 4.2: Binary Machine Language

```
1 0100000000110001 0000001100000000
2 0100000010110010 0101101010000000 0000000100100000
3 1101001111010010 0000000000100010
4 1110001111010010 0000000000100001
5 0100000000111111 1100001101010000
6 1000001100011111
7 0010001111111110
8 00111111111111001
```

Listing 4.3: Hex

```
4031 0300
40B2 5A80 0120
D3D2 0022
E3D2 0021
403F C350
831F
23FE
3FF9
```

Fig. 4.4 Executable machine language code for the example of Fig. 4.1

Listing 4.4: Assembly Version

```
1  mov.w    #0x300 ,SP
2  mov.w    #0x5A80 ,&0x0120
3  bis.b    #001 ,&0x0022
4  xor.b    #001 ,&0x0021
5  mov.w    #0xC350 ,R15
6  dec.w    R15
7  jnz     0x3FC
8  jmp     0x3F2
```

Hex Machine Lang.

```
4031 0300
40B2 5A80 0120
D3D2 0022
E3D2 0021
403F C350
831F
23FE
3FF9
```

Fig. 4.5 Assembly version for Fig. 4.4—Hex machine version shown for comparison

Listing 4.5: Assembly Code

	Assembly Code	Hex Code
1	<i>; Constants Declarations</i>	
2	<code>#include "msp430g2231.h"</code>	
3	<code>LED EQU 0x0001 ; LED at P1.0</code>	
4	<code>DELAY EQU 50000 ;</code>	
5	<code>#define COUNTER R15</code>	
6	<code>;- - - - -</code>	
7	<code>ORG 0F800h ; Start Code</code>	
8	<code>;- - - - -</code>	
9	<code>RESET mov.w #300h, SP ; Set stack</code>	4031 0300
10	<code>StopWDT mov.w #WDTPW+WDTHOLD,&WDTCTL</code>	40B2 5A80 0120
11	<code>; ; Stop WDT</code>	
12	<code>SetupP1 bis.b #001h,&P1DIR ; P1.0 output</code>	D3D2 0022
13	<code>;</code>	
14	<code>Mainloop xor.b #LED,&P1OUT ; Toggle P1.0</code>	E3D2 0021
15	<code>Wait mov.w #DELAY,COUNTER</code>	403F C350
16	<code>; ; Load Delay to Counter</code>	
17	<code>L1 dec.w COUNTER ; wait</code>	831F
18	<code>jnz L1 ; Delay over?</code>	23FE
19	<code>jmp Mainloop ; Again</code>	3FF9

Fig. 4.6 Assembly language code for Fig. 4.4

Fig. 4.7 Example of a list file line

F80A: D3D2 0022 SetUpP1 bis.b #001h,&P1DIR

Instruction Machine lang. Assembly Language Instruction
Address Instruction

SetupP1 bis.b #001h, &P1DIR ; P1.0 Output

Label Mnemonics Operands Comment

- Mnemonic src, dst or
- Mnemonic operand
- Mnemonic
- .b suffix represents byte size operand
- .w suffix represents word size operand

Directives

- Directives are for the assembler only!
- They do not translate into machine code or data to be loaded into microcontroller memory
- They serve to organize the program,
- Depends on the assembler 😞
- Some examples:
 - EQU and #define
 - LABEL EQU <Value or Expression>
 - #define <Symbolic Name> Value or expression or register
 - #include
 - #include "filename"
 - ORG

Directives

```
F800 4031 0300
F804 40B2 5A80 0120
F80A D3D2 0022
F80E-----
    --

                                ORG      0F800h
RESET      mov.w      #300h, SP          ; Set stack
StopWDT    mov.w      #WDTPW+WDTHOLD, &WDTCTL ; Stop WDT
                                bis.b    #LED, &P1DIR      ; P1.0 output
                                - - - - -
                                - -
```

Information for watchdog timer control register

Fig. 4.8 Information for watchdog timer control register (WDTCTL) (*Courtesy of Texas Instruments, Inc.*)




Table 4.1 Symbolic constants associated to watchdog timer control register (WDTCTL)

Name	Number	Comment
WTDCTL	0x0120	Register address
WTDPW	0x5A00	Required to make changes
WTDHOLD	0x0080	When set, stops WDT
WDTNMIES	0x0040	selects the interrupt edge for the NMI interrupt when WDTNMI = 1
WDTNMI	0x0020	Selects pin \overline{RST} /NMI function: 0 for Reset, 1 for NMI
WDTTMSSEL	0x0010	WDT working mode: 0 for WDT, 1 for interval timer
WDTCNTCL	0x0008	Resets or clears the counter when set
WDTSSSEL	0x0004	WDT clock source select: 0 for SMCLK, 1 for ACLK
WDTISx	(bits 1, 0)	WDT interval select. (Explanation below)

Mov #0x05A80, &0x0120

Information for watchdog timer control register

Fig. 4.8 Information for watchdog timer control register (WDTCTL) (*Courtesy of Texas Instruments, Inc.*)




Table 4.2 Symbolic constants associated to watchdog timer control register (WDTCTL)

Name	b1-b0 value	Using bits	Time interval
WTDIS_0	0x00	None	Watchdog clock source/32768
WTDIS_1	0x01	WTDIS0	Watchdog clock source/8192
WTDIS_2	0x02	WTDIS1	Watchdog clock source/512
WTDIS_3	0x03	WTDIS1+WTDIS0	Watchdog clock source/64

```
mov #WDTPW+WDTTMSL+WDTCNTCL+WDTSSSEL+WDTIS0,&WDTCTL
```

Labels

- Entry statement of main code or ISR (Interrupt Service Routine).
- Entry statement of subroutine
- Instruction to which a reference is made

```
MOV.W #Mainloop, R6 ;    R6=F80EH  
MOV.W Mainloop, R6 ;    R6=E3D2H  
CALL #Mainloop ;        CALL A SUB WITH 0XF80EH
```


ADDRESSING MODES

- ❑ Addressing modes tell the CPU how to obtain the data needed to execute an instruction
- ❑ The data may be
 - Explicitly supplied with the instruction
 - Stored in a CPU register
 - Stored at a memory location
 - Stored in an I/O device register
- ❑ Implicit Addressing Mode
 - Operand is implicit to the instruction

ADDRESSING MODES

- Immediate Addressing Mode**
 - **Syntax: #Number**
- Register Addressing Mode**
 - **Syntax: Rn**
- Indexed Addressing Mode**
 - **Syntax: X(Rn)**
- Absolute or Direct Mode**
 - **Syntax: &X address is X**
- Indirect Register Mode**
 - **Syntax: @Rn**
- Direct Mode X -> address is X**

Addressing Modes

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Opcode				S-reg				Ad	b/w	As			D-reg			
Address Mode		As/*Ad	Registers	Syntax												
Register		*00	R0-R2, R4-R15	Rn												
		*00	R3	#0												
Symbolic		*01	R0	address												
Indexed Register		*01	R1, R4-R15	index(Rn)												
Absolute		*01	R2	&address												
		01	R3	#1												
Register Indirect		10	R0-R1, R4-R15	@Rn												
		10	R2	#4												
		10	R3	#2												
Immediate		11	R0	#number												
Indirect auto-inc		11	R1, R4-R15	@Rn+												
		11	R2	#8												
		11	R3	#-1												

Addressing Modes

- The locations are specified using various *addressing modes*. There are seven of these in all but we look at only some of them.
- A single character denotes the mode in the operand.
 - immediate, #: The value itself (word or byte) is given and stored in the word following the instruction. This is also known as a *literal* value.
 - absolute, &: The address of a label in memory space is given and stored in the word following the instruction.
 - @ The address of a register in memory space is given and stored in the word following the instruction.
 - register, R: This specifies one of the 16 registers in the CPU.

Immediate


```
mov.b #00001000b,&0x0029 ; LED2 (P2.4) on ,  
                          ; LED1 (P2.3) off
```

- A byte with *immediate value* (#) 00001000b is copied to the register at *address* (&) 0x0029.
- check the memory map you can confirm that this is the port P2 output register P2OUT.
- Fortunately the assembler allows us to use symbolic constants as in C, which are much clearer to understand. It substitutes their values from the header file:

```
mov.b #00001000b,& P2OUT ; LED2 (P2.4) on , LED1 (P2.3) off
```

- The header file includes a set of constants such as BIT3, which could be used instead of 00001000b.


11 w/R0 = Immediate Mode



Register Addressing Mode

- `mov.w R5 ,R6 ; move (copy) word from R5 to R6`
- The PC is incremented by 2 while the instruction is being fetched, before it is used as a source.
- $A_s = 00$


00 = Register Mode




Indexed Mode

- `mov.b 3(R5),R6 ; load byte from address 3+(R5) into R6`
 - Indexed addressing can be used for the source, destination, or both
 - R5 is used for the index here
 - $A_s = 01$

01 = Indexed Mode




01 w/R2 = Absolute Mode



Indirect Register Mode

- `mov.w @R5 ,R6 ; load word from address (R5)=4 into R6`
 - The address of the source is 4, the value in R5. Thus a word is loaded from address 4 into R6. The value in R5 is unchanged.
 - Indirect addressing cannot be used for the destination so indexed addressing must be used
 - `mov.w R6 ,0(R5) ; store word from R6 into address 0+(R5)=4`

10 = Indirect Register Mode




Indirect Autoincrement

- `mov.w @PC+,R6 ; load immediate word into R6`
- PC is automatically incremented after the instruction is fetched and therefore points to the following word.
- The instruction loads this word into R6 and increments PC to point to the next word, which in this case is the next instruction. The overall effect is that the word that followed the original instruction has been loaded into R6.

Indirect Autoincrement Register Mode

- available only for the source
- `mov.w @R5+,R6`
- A word is loaded from address 4 into R6 and the value in R5 is incremented to 6 because a word (2 bytes) was fetched.
- Useful when stepping through an array or table, where expressions of the form `*c++` are often used in C. Instead use:
 - `mov.w R6 ,0(R5) ; store word from R6 into address 0+(R5)=4`
 - `incd.w R5 ; R5 += 2`
 - For indirect register mode $W(S) = 10$.
 - For indirect autoincrement mode, $W(S) = 11$.


11 = Indirect Auto-increment Mode



Constant Generator

- To improve code efficiency, the MSP430 "hardwires" six register/addressing mode combinations to commonly used **source** values, eliminating the need to use a memory location for the immediate value:
 - #0 - R3 in register mode
 - #1 - R3 in indexed mode
 - #4 - R2 in indirect mode
 - #2 - R3 in indirect mode
 - #8 - R2 in indirect auto-increment mode
 - #-1 - R3 in indirect auto-increment mode

Constant Generator



Addressing Modes (C, C++)

C, C++	Addressing Mode	Assembly
<pre>register int x, y; y = x;</pre>	Register	<code>mov.w r4,r5</code>
<pre>int a, b, tab[100]; a = tab[b];</pre>	Indexed Register	<code>mov.w tab(r4),r5</code>
<pre>int* cow = &tab[0]; int cat = *cow;</pre>	Indirect Register	<code>mov.w @r6,r5</code>
<pre>int* cow = &tab[0]; int cat = *cow++;</pre>	Indirect Auto-increment	<code>mov.w @r6+,r5</code>
<pre>int cat = 100;</pre>	Immediate	<code>mov.w #100,r5</code>
<pre>int cat = *(int*)100;</pre>	Absolute	<code>mov.w &100,r5</code>
<pre>extern int dog; int cat = dog;</pre>	Symbolic	<code>mov.w dog,r5</code>

ADDRESSING MODE EXAMPLES




Fig. 3.33 Illustrating addressing modes. **a** Initial condition, **b** `mov R8, R6`, **c** `mov @R8, R6`, **d** `mov R10, 56h(R6)`, **e** `mov #0x025A, R10`, **f** `mov 0x025A, R10`

ADDRESSING MODE EXAMPLES




Fig. 3.34 Illustrating addressing modes with arithmetic-logic instructions

Addressing Modes (C, C++)

C, C++	Addressing Mode	Assembly
<pre>register int x, y; y = x;</pre>	Register	<code>mov.w r4,r5</code>
<pre>int a, b, tab[100]; a = tab[b];</pre>	Indexed Register	<code>mov.w tab(r4),r5</code>
<pre>int* cow = &tab[0]; int cat = *cow;</pre>	Indirect Register	<code>mov.w @r6,r5</code>
<pre>int* cow = &tab[0]; int cat = *cow++;</pre>	Indirect Auto-increment	<code>mov.w @r6+,r5</code>
<pre>int cat = 100;</pre>	Immediate	<code>mov.w #100,r5</code>
<pre>int cat = *(int*)100;</pre>	Absolute	<code>mov.w &100,r5</code>
<pre>extern int dog; int cat = dog;</pre>	Symbolic	<code>mov.w dog,r5</code>

Exercise 3.2

Match the C code on the left with the possible assembly code in the middle and the addressing mode on the right.

```
register int x, y;  
extern int pig;  
int cat, dog, table[100];  
int* cow = &table[0];
```

- | | | |
|-----------------------------------|------------------------------------|------------------------|
| 1. <code>y = x;</code> | a. <code>mov.w @r8,r6</code> | i. Absolute |
| 2. <code>cat = table[dog];</code> | b. <code>mov.w r4,r5</code> | ii. Indexed register |
| 3. <code>cat = *cow;</code> | c. <code>mov.w #100,r6</code> | iii. Indirect auto-inc |
| 4. <code>dog = *cow++;</code> | d. <code>mov.w table(r7),r6</code> | iv. Indirect register |
| 5. <code>cat = 100;</code> | e. <code>mov.w @r8+,r7</code> | v. Immediate |
| 6. <code>cat = *(int*)100;</code> | f. <code>mov.w pig,r6</code> | vi. Register |
| 7. <code>cat = pig;</code> | g. <code>mov.w &100,r6</code> | vii. Symbolic |

Core instructions

Table 4.4 Core MSP430 instructions

Type	Instruction	Description	V	N	Z	C
Data	<code>mov src, dest</code>	Loads destination with source	-	-	-	¹
Transfer	<code>push src</code>	Pushes source onto top of stack	-	-	-	-
	<code>swpb dest</code>	Swap bytes in destination word	-	-	-	-
Arithmetic	<code>add src, dest</code>	Adds source to destination	*	*	*	*
	<code>addc src, dest</code>	Adds source and carry to destination	*	*	*	*
	<code>sub src, dest</code>	Adds $\overline{\text{source}} + 1$ to destination (subtract source from destination)	*	*	*	*
	<code>subc src, dest</code>	Adds $\overline{\text{source}} + CF$ to destination (subtract with borrow)	*	*	*	*
	<code>dadd src, dest</code>	Adds source and carry to destination in Decimal (BCD) form ²	*	*	*	*
	<code>cmp src, dest</code>	$\text{dest} - \text{source}$, but only affects flags ³	*	*	*	*
	<code>sxt dest</code>	Sign extend LSB to 16-bit word	0	*	*	*

Core instructions

	<code>and src, dest</code>	“AND”s source to destination bitwise	0	*	*	*
	<code>xor src, dest</code>	“XOR”s source to destination bitwise	*	*	*	*
	<code>bit src, dest</code>	Like <code>and</code> , but only affects flags ⁴	0	*	*	*
Logic	<code>bic src, dest</code>	Resets bits in destination	-	-	-	-
and bit	<code>bis src, dest</code>	Sets bits in destination.	-	-	-	-
management	<code>rra dest</code>	Roll bits to right arithmetically, i.e., $B_n \rightarrow B_{(n-1)} \dots B_1 \rightarrow B_0 \rightarrow C$	0	*	*	*
	<code>rrc dest</code>	Roll destinations to right through Carry, $C \rightarrow B_n \rightarrow B_{(n-1)} \dots B_1 \rightarrow B_0 \rightarrow C$	*	*	*	*
	<code>jz/jeq label</code>	Jump if zero/equal ($Z = 1$)	-	-	-	-
	<code>jnz/jne label</code>	Jump not zero/equal ($Z = 0$)	-	-	-	-
	<code>jc/jhe label</code>	Jump if carry ($C = 1$) – if higher or equal— (\geq , for unsigned numbers)	-	-	-	-
	<code>jnc/jlo label</code>	Jump if not carry ($C = 0$)— if lower,— ($<$, for unsigned numbers)	-	-	-	-
Program	<code>jn label</code>	Jump if negative ($N = 1$)	-	-	-	-
Flow	<code>jge label</code>	Jump if $V = N$ (\geq , for signed numbers)	-	-	-	-
	<code>jl label</code>	Jump if $V \neq N$ (if $<$, signed numbers)	-	-	-	-
	<code>jmp label</code>	Jump to label unconditionally	-	-	-	-
	<code>call dest</code>	Call subroutine at destination	-	-	-	-
	<code>reti</code>	Return from interrupt	-	-	-	-

¹: For Flags: – means there is no effect; * there is an effect; “0”, flag is reset.

²: Result is irrelevant if operands are not in format BCD

³: Used to compare numbers, usually followed by a conditional jump

⁴: Used to test if bits are set, usually followed by a conditional jump

Emulation

- The clear instruction `clr.w` or `clr.b` puts the value of the destination to 0. In many processors this is a distinct instruction but not in the MSP430: The assembler translates `clr.b P2OUT` to `mov.b #0,P2OUT`. You can see this in the Disassembly window of the debugger. This is an example of an emulated instruction.
- The program in assembly language writes to P2OUT before P2DIR, the opposite order from the program in C. This ensures that the correct values appear on the pins as soon as they are made into outputs.
- If the pins are switched to output first, the outputs initially are driven to the values that happen to be sitting in P2OUT
- It is perfectly legal to write to P2OUT while the pin is configured as an input: The value waits in a buffer until the pins are enabled for output.

Emulation

Table 4.5 Emulated instructions in the MSP430

Type	Instruction	Description	Core Inst.
Data Transfer	pop dest	Loads destination from TOS	mov @SP+, dest
Arithmetic	adc dest	Add carry to destination	addc #0, dest
	dadc src, dest	Decimal add Carry to destination	addc #0, dest
	dec dest	Decrement destination	sub #1, dest
	decd dest	Decrement destination twice	sub #2, dest
	inc dest	Increment destination	add #1, dest
	incd dest	Increment destination twice	add #2, dest
	sbc dest	Subtract Carry from destination	subc #0, dest
	tst dest	Test destination	cmp #0, dest
Logic and bit Management	inv dest	Invert bits in destination	xor #0FFFFh, dest
	rla dest	Roll (shift) bits to left	add dest, dest
	rlc dest	Roll bits left through carry	addc dest, dest
	clr dest	Clear destination	mov #0, dest
	clrc	Clear carry flag	bic #1, SR
	clrz	Clear zero flag	bic #2, SR
	clrn	Clear negative flag	bic #4, SR
	setc	Clear carry flag	bis #1, SR
	setz	Clear zero flag	bis #2, SR
	setn	Clear negative flag	bis #4, SR
Program Flow	br dest	Branch to destination	mov dest, PC
	dint	Disable interrupts	bic #8, SR
	eint	Enable interrupts	bis #8, SR
	nop	no operation	mov R3, R3
	ret	Return from subroutine	mov @SP+, PC

Word and Byte Instructions

Instruction(s)	Register notation	After
<code>mov.w R5, R6</code>	$R6 \leftarrow R5$	$R5 = 03DA, R6 = 03DA$
<code>mov.b R5, R6</code>	$LSB(R6) \leftarrow LSB(R5)$ $MSB(R6) \leftarrow 00h$	$R5 = 03DA, R6 = 00DA$
<code>mov @R5, R6</code>	$R6 \leftarrow (R5)$	$R5 = 03DA, R6 = 2B40,$ $[03DA] = 2B40$
<code>mov.b @R5, R6</code>	$MSB(R6) \leftarrow 0,$ $LSB(R6) \leftarrow (R5)$	$R5 = 03DA, R6 = 0040$ $[03DA] = 2B40$
<code>mov @R5, 0(R6)</code>	$(R6) \leftarrow (R5)$	$R5 = 03DA, R6 = 0226$ $[03DA] = 2B40,$ $[0226] = 2B40$
<code>mov.b @R5, 1(R6)</code>	$Byte(R6 + 1) \leftarrow Byte(R5)$	$R5 = 03DA, R6 = 0226$ $[03DA] = 2B40,$ $[0226] = 405A$
<i>Sequence:</i>		
<code>mov @R5+, R6</code>	$R6 \leftarrow (R5);$ $R5 \leftarrow R5 + 2$	$R5 = 03DC, R6 = 2B40,$ $[03DA] = 2B40, [03DC] = 4580$
<code>mov @R5+, R15</code>	$R15 \leftarrow (R5)$ $R5 \leftarrow R5 + 2$	$R5 = 03DE, R15 = 4580,$ $[03DA] = 2B40,$ $[03DC] = 4580$
<i>Sequence:</i>		
<code>mov.b @R5+, R6</code>	$MSB(R6) \leftarrow 0, LSB(R6) \leftarrow (R5);$ $R5 \leftarrow R5 + 1$	$R5 = 03DB, R6 = 0040$ $[03DA] = 2B40$
<code>mov.b @R5+, R15</code>	$MSB(R15) \leftarrow 0, LSB(R15) \leftarrow (R5);$ $R5 \leftarrow R5 + 1$	$R5 = 03DC, R15 = 002B$ $[03DA] = 2B40$
<code>mov.b R6, &0227</code>	$(0227) \leftarrow LSB(R6)$	$R6 = 0226, [0226] = 265A$

$R5 = 03DAh, R6 = 0226h, R15 = BAF4h, [03DAh] = 2B40h, [03DCh] = 4580h$
and $[0226] = F35Ah.$

Constant Generators

Operands in register mode requires less memory and faster processing times

- R3 for immediate values 0,1,2 and -1 (0xFFFF)
- R2 for immediate values 4 and 8 and absolute value 0

Non-constant generation		Constant generation	
Assembly Instruction	Machine language	Assembly Instruction	Machine language
<code>mov.w #0x300, SP</code>	<code>4031 0300</code>	<code>bis.b #001, & 0x0022</code>	<code>D3D2 0022</code>
<code>mov.w #0x5A8, & 0x0120</code>	<code>40B2 5A80 0120</code>	<code>xor.b #001, & 0x0021</code>	<code>E3D2 0021</code>
<code>mov.w #0xC350, R15</code>	<code>403F C350</code>	<code>sub.w #001, R15</code>	<code>831F</code>

Types of Instructions

- **Data Transfer Instructions**
 - Copy data from a source to a destination
- **Arithmetic-logic Instructions**
 - Perform arithmetic and/or logic operations on operands
- **Program Control Instructions**
 - Modify the default flow of execution in a program

Table 4.6 Valid Operators in expressions listed by precedence order

Group	Operator	Meaning
1	+	Unary plus symbol
	-	Unary minus symbol
	~	Is complement Logical NOT
2	*	Multiplication
	/	Division
	%	Modulo
3	+	Addition
	-	Subtraction
4	<<	Shift left
	>>	Shift right
5	<	Less than
	<=	Less than or equal to
	>	Greater than
	>=	Greater than or equal to
6	=	Equal to
	!=	Not equal to
7	&	AND
	^	XOR
		OR

Data Transfer Instructions

- ❑ Copy data from a source to a destination *destination* ← *source*
- ❑ Do not affect flags
- ❑ Included Instructions:
 - Data transfer: MOVE
 - Data exchange: SWAP
 - Stack manipulation: PUSH & POP
- ❑ Treat I/O locations like memory
 - Memory-mapped I/O
 - Examples:

`MOV R8,R3` ; Copies the contents of R8 into R3

`MOV (0xF348),R5` ; Copies into R5 the word at address F348h

`PUSH R7` ; Copies onto the top of the stack the contents of R7

Arithmetic Logic Ops

- ❑ Perform arithmetic and/or logic operations on data
 - $destination \leftarrow (DestinationOperand \square SourceOperand)$
- ❑ Flags affected according to operation result
- ❑ Included Instructions:
 - Arithmetic: ADD, SUB
 - Compare and test: CMP, TEST
 - Bitwise logic: AND, OR, XOR, NOT
 - Bit Displacement: SHIFT, ROTATE
 - Examples:

`ADD R7,R5` ; Places on R5 the sum of the contents of R5 and R7

`AND #05AD,R6` ; Places on R6 the bitwise result of anding the contents of R6 and the value 05ADh

`ROTL R3` ; Rotates the contents of register R3 one position to the left

Arithmetic Logic Ops

Table 4.7 Arithmetic instructions for the MSP430

Core Instructions			
Mnemonics & Operands	Description	Flags	Comments
<code>add src, dest</code>	$dest \leftarrow src + dest$	Normal	Add src to dest
<code>addc src, dest</code>	$dest \leftarrow src + dest + C$	Normal	Add with Carry
<code>dadd src, dest</code>	BCD algorithm used in	Special ^a	Decimal version of <code>addc</code> .
	$dest \leftarrow src + dest + C$		Data in BCD format
<code>sub src, dest</code>	$dest \leftarrow dest + \text{.NOT}.src + 1$	Normal	Subtract src from dest. $(dest \leftarrow dest - src)^b$
<code>subc src, dest</code>	$dest \leftarrow dest + \text{.NOT}.src + C$	Normal	Subtract with borrow
<code>sbb src, dest</code>			$(dest \leftarrow dest - src + C)^b$
<code>cmp src, dest</code>	$dest + \text{.NOT}.src + 1$	Normal	Only affect flags.
<code>sxt dest</code>	$MSB \leftarrow FFh \times (\text{Bit } 7)$	Special ^c	Word operand only. Signed LSB extended to 16 bit.
Emulated			
Mnemonics & Operands	Description	Emulated Instruction	Comments
<code>adc dest</code>	$dest \leftarrow dest + \text{carry}$	<code>addc #0, dest</code>	Add carry to dest.
<code>dadc dest</code>	BCD version for <code>adc</code>	<code>dadd #0, dest</code>	
<code>inc dest</code>	$dest \leftarrow dest + 1$	<code>add #1, dest</code>	
<code>incd dest</code>	$dest \leftarrow dest + 2$	<code>add #2, dest</code>	
<code>dec dest</code>	$dest \leftarrow dest - 1$	<code>sub #1, dest</code>	
<code>dec d dest</code>	$dest \leftarrow dest - 2$	<code>sub #2, dest</code>	
<code>tst dest</code>	$dest \leftarrow dest - 0$	<code>cmp #0, dest</code>	To test for sign or zero

^a C = 1 if result > 99 for bytes or result > 9999 for words; V is undefined

^b Borrow needed if C = 0; Borrow = \overline{Carry}

^c C = NOTZ, V = 0

Arithmetic Logic Ops

R5 = 35DA, R6 = EF26, R7 = 5469, R8 = 0268,
 [0268] = 364A, [026A] = 2FD1, [03BC] = 1087

dummy

Instruction	Operation	Results	Flage			
			C	Z	N	V
<i>Addition:</i>						
add R5, R6 or add.w R5, R6	35DAh+EF26h=12500h	R6=2500	1	0	0	0
add.b #0x26, R5	26h + 0DAh = 100h	R5=0000	1	1	0	0
<i>Decimal addition:</i>						
A. Assuming carry C=0.						
dadd.b #0x96, R6	0 + 96 + 26 = 122	R6=0022	1	0	0	X
B. Assuming carry C=1.						
dadd R7, &0x03BC or dadd.w R7, &0x03BC	1+5469+1087 = 6557	[03BC]=6557	0	0	0	X
Instruction	Operation	Results	C	Z	N	V
<i>Subtraction, which actually uses two's complement addition</i>						
sub 2(R8), R6 or sub.w 2(R8), R6	EF26h+D02Eh+1h = 19F55h	R6=9F55	1	0	1	0
sub.b #67, R5	0DAh + 0BCh+1h = 197h	R5=0097	1	0	1	0
<i>Sign extention</i>						
sxt R5	Bit7=1: MSB(R5)←FFh	R5=FFDA	1	0	1	0
sxt R6	Bit7=0: MSB(R6)←FFh	R6=0026	0	0	0	0
<i>Compare</i>						
cmp R6, R7 or cmp.w R6, R7	5469h+10D9h+1 = 6543h	No change	0	0	0	0

Working with Bits

Bitwise operations work directly on bits

Table 3.4 Logic properties and applications

$0 \text{ .AND. } X = 0;$	To clear specific bits in destination, the binary expression of the source has 0 at the bit positions to clear and 1 elsewhere (Fig. 3.25a)
$1 \text{ .AND. } X = X$	
$0 \text{ .OR. } X = X;$	To set specific bits in destination, the binary expression of the source has 1 at the bit positions to set and 0 elsewhere (Fig. 3.25b)
$1 \text{ .OR. } X = 1$	
$0 \text{ .XOR. } X = \overline{X};$	To toggle or invert specific bits in destination, the binary expression of the source has 1 at the bit positions to invert and 0 elsewhere (Fig. 3.25c)
$1 \text{ .XOR. } X = X$	




Fig. 3.25 Using logic properties to work with bits 1 and 5 only

Logic and register control core instructions

Table 4.8 Logic and register control core instructions for the MSP430

Core Instructions			
Mnemonics & Operands	Description	Flags	Comments
<code>and src,dest</code>	$dest \leftarrow src.AND.dest$	Normal	Bitwise AND
<code>xor src,dest</code>	$dest \leftarrow src.XOR.dest$	See Note *	Bitwise XOR
<code>bic src,dest</code>	$dest \leftarrow (.NOT.src).AND.dest$	Not affected	Clear bits in dest with mask src.
<code>bis src,dest</code>	$dest \leftarrow src.OR.dest$	Not affected	Set bits in dest with mask src.
<code>bit src,dest</code>	$src.AND.dest$	Normal	Test bits in dest with mask src. Only affects flags
<code>rra dest</code>	$b_n \rightarrow b_{n-1} \rightarrow \dots$ $\dots \rightarrow b_0 \rightarrow C$	$C \leftarrow LSB$	Roll dest right arithmetically.
<code>rrc dest</code>	$C_{old} \rightarrow b_n \rightarrow \dots$ $\dots \rightarrow b_0 \rightarrow C_{new}$	$C \leftarrow LSB$	Rotate dest right logically through C.
Emulated Instructions			
Mnemonics & Operands	Description	Emulated Instruction	Comments
<code>inv dest</code>	$bit(h) \leftarrow .NOT.bit(h)$	<code>xor #0xFFFF,dest</code>	Inverts bits in dest.
<code>rla dest</code>	$C \leftarrow b_n \leftarrow \dots$ $\dots \leftarrow b_0 \leftarrow 0$	<code>add dest,dest</code>	Roll dest left.
<code>rlc dest</code>	$C_{new} \leftarrow b_n \leftarrow \dots$ $\dots \leftarrow b_0 \leftarrow C_{old}$	<code>addc dest,dest</code>	Rotate dest left through Carry.
<code>clr dest</code>	$dest \leftarrow 0$	<code>mov #0,dest</code>	Clears destination.
<code>clrc</code>	$C \leftarrow 0$	<code>bic #1,SR</code>	Clears Carry flag.
<code>clrn</code>	$N \leftarrow 0$	<code>bic #4,SR</code>	Clears Sign flag.
<code>clrz</code>	$Z \leftarrow 0$	<code>bic #2,SR</code>	Clears Zero flag.
<code>setc</code>	$C \leftarrow 1$	<code>bis #1,SR</code>	Sets Carry flag.
<code>setn</code>	$N \leftarrow 1$	<code>bis #4,SR</code>	Sets Sign flag.
<code>setz</code>	$Z \leftarrow 1$	<code>bis #2,SR</code>	Sets Zero flag.

C = NOT(Z), N reflects MSB, V = 1 if both operands are negative

Logic and register control core instructions

Example 4.8 Assume contents of the registers and memory before any instruction as

R12 = 25A3h = 0010010110100011, R15 = 8B94h = 1000101110010100,

[25A5h] = 6Ch = 01101100

(a) AND and BIT TEST

Instructions: and R15,R12 or and.w R15,R12 and bit R15,R12 or bit.w R15,R12

Operation:
0010 0101 1010 0011 (R12) AND
1000 1011 1001 0100 (R15) =
0000 0001 1000 0000

Flags: C = 1Z = 0N = 0V = 0

and R15,R12 yields
R12 = 0180 but
bit R15,R12 leaves R12 unchanged

Instructions: and.b 2 (R12) ,R15 and bit.b 2 (R12) ,R15

Operation:
0110 1100 (Memory) AND
1001 0100 (LowByteR15) =
0000 0100 (new Low Byte R15)

Flags: C = 1Z = 0N = 0V = 0

and.b 2 (R12) ,R15 yields
R15 = 0004, but
bit.b 2 (R12) ,R15 leaves R15 unchanged.

(b) BIT CLEAR (BIC)

Instruction: bic R15,R12 or bic.w R15,R12

Operation:
0010 0101 1010 0011 (R12) AND
0111 0100 0110 1011 ($\overline{R15}$) =
0010 0100 0010 0011 (new R12)

New Contents: R12 = 2423
Flags: not affected

Instruction: bic.b 2 (R12) ,R15

Operation:
1001 0011 (Memory) AND
1001 0100 (LowByteR15) =
1001 0000 (new Low Byte R15)

New Contents: R15 = 0090
Flags: not affected

(c) BIT SET (BIS)

Instruction: bis R15,R12 or bis.w R15,R12

Operation:
1000 1011 1001 0100 (R15) OR
0010 0101 1010 0011 (R12) =
1010 1111 1011 0111

New Contents: R12 = AFB7
Flags: not affected.

(d) XOR

Instruction: xor.b #0x75,R15

Operation:
0111 0101 (0x75) XOR
1001 0100 (LowByteR15) =
1110 0001

New Contents: R15 = 00E1
Flags: C = 1Z = 0N = 1V = 0

Logic and register control core instructions




Fig. 4.15 Right arithmetic rolling (shifting): **a** `rra.w dest` and **b** `rra.b dest`; Right rotation through carry: **c** `rrc.w dest` and **d** `rrc.b dest`




Fig. 4.15 Right arithmetic rolling (shifting): **a** `rra.w dest` and **b** `rra.b dest`; Right rotation through carry: **c** `rrc.w dest` and **d** `rrc.b dest`

Logic and register control core instructions

Example 4.9 Each case below is independent of others. For all cases, contents of register R5 before instruction is: R5 = 8EF5 = 1000 1110 1111 0101

(a) Right shift/rotations

Instruction: rra R5 or rra.w R5

Instruction: rra.b R5

Instructions: clc followed by rrc R5 or rrc.w R5

(b) Left Shifts/Rotations

Operation: 1000 1110 1111 0101 \xrightarrow{rra} 1100 0111 0111 1010 (LSB 1 \Rightarrow C)
New Contents: R5 = C77A Flags: C = 1 Z = 0 N = 1 V = 0

Operation: 1000 1110 1111 0101 \xrightarrow{rra} $\overbrace{00000000}^{\text{Higher Byte}}$ $\overbrace{11111010}^{\text{rrahere}}$ (LSB 1 \Rightarrow C)
New Contents: R5 = 00FA Flags: C = 1 Z = 0 N = 1 V = 0

Operation: C = 0 and then 1000 1110 1111 0101 \xrightarrow{rra} 0100 0111 0111 1010 1 \Rightarrow CF
New Contents: R5 = 477A Flags: C = 1 Z = 0 N = 0 V = 0

Instruction: rla R5 or rla.w R5, equivalent to add R5, R5.

Operation: 1000 1110 1111 0101 yields C \leftarrow 1 0001 1101 1110 1010
New Contents: R5 = 1DEA Flags: C = 1 Z = 0 N = 0 V = 1

Instruction: rla.b R5, equivalent to add.b R5, R5

Operation: 1000 1110 1111 0101 \Rightarrow 0000 0000 1110 1010, C \leftarrow 1
New Contents: R5 = 00EA Flags: C = 1 Z = 0 N = 1 V = 0

Instructions: setc followed by rlc R5 or rlc.w R5, equivalent to addc R5, R5.

Operation: C = 1 and then 1000 1110 1111 0101 \Rightarrow 0001 1101 1110 1011 with 1 \Rightarrow C
New Contents: R5 = 1DEB Flags: C = 1 Z = 0 N = 0 V = 1

PROGRAM CONTROL INSTR.

- Modify the default flow of execution in a program**
 - $PC \leftarrow \text{NewAddress}$
- Do not affect flags**
- Included Instructions:**
- Unconditional Jump: Always change the PC**
 - **Conditional Jump: Change the PC if condition is true**
 - **Subroutine Calls and Returns: Transfer control from main to subroutines, returning to the calling point**
- Examples:**

JMP #F345h ; Loads PC with the address 0xF345 so program execution continues there

JZ #F345 ; Loads PC with the address 0xF345 if the Zero Flag is set

CALL Sub1 ; Saves PC onto the stack and loads PC with address Sub1. When special instruction
RET

CONDITIONAL

Conditional Jump Instructions enable decision making in programs




Fig. 3.26 Decision symbol associated to conditional jumps

Table 3.5 Conditional jumps

Mnemonics	Meaning	Mnemonics	Meaning
jz	Jump if zero ($Z = 1$)	jn	Jump if negative ($N = 1$)
jnz	Jump if not zero ($Z = 0$)	jp	Jump if positive ($N = 0$)
jc	Jump if carry ($C = 1$)	jv	Jump if overflow ($V = 1$)
jnc	Jump if no carry ($C = 0$)	jnv	Jump if not overflow ($V = 0$)

CONDITIONAL

Table 4.9 Program flow instructions for the MSP430

Core Instructions		
Mnemonics & Operands	Description	Comments
<code>call dest</code>	Push PC and $PC \leftarrow dest$	Subroutine Call
<code>jmp label</code>	$PC \leftarrow label$	Unconditional jump (goto)
<code>jc label</code> (or <code>jhs label</code>)	If $C = 1$, then $PC \leftarrow label$	“Jump if carry” “Jump if higher than or same as”
<code>jnc label</code> (or <code>jlo label</code>)	If $C = 0$, then $PC \leftarrow label$	“Jump if no carry” “Jump if lower than”
<code>jge label</code>	If $N = V$, then $PC \leftarrow label$	“Jump if greater than or equal to”
<code>jlt label</code>	If $N \neq V$, then $PC \leftarrow label$	“Jump if less than”
<code>jn label</code>	If $N = 1$, then $PC \leftarrow \#label$	“Jump if negative”
<code>jnz label</code> (or <code>jne label</code>)	If $Z = 0$, then $PC \leftarrow label$	“Jump if not zero” “Jump if not equal”
<code>jz label</code> (or <code>jeq label</code>)	If $Z = 1$, then $PC \leftarrow label$	“Jump if zero” “Jump if equal”
<code>reti</code>	Pops SR and then Pops PC	Return from interrupt
Emulated Instructions		
Mnemonics & Operands	Description	Emulated Instruction
<code>br dest</code>	Branch (go) to label	<code>mov dest, PC</code>
<code>dint</code>	Disable Interrupts ($GIE = 0$ in SR)	<code>bic #8, SR</code>
<code>eint</code>	Enable Interrupts ($GIE = 1$ in SR)	<code>bis #8, SR</code>
<code>nop</code>	No operation	<code>mov R3, R3</code>
<code>ret</code>	Return from subroutine	<code>mov @SP+, PC</code>

CONDITIONAL




Fig. 4.18 Illustration of conditional jump operation: a Single Flag/condition; b AND-compound statement; c OR-compound statement

Table 4.10 Comparing A and B by A-B

Case	Unsigned numbers	Signed numbers
A = B	jeq	jeq
A ≠ B	jne	jne
A ≥ B	jhs	jge
A < B	jlo	jl




Fig. 4.20 IF-ELSE Structure a Flow chart, b and c Assembly code examples




Fig. 4.19 IF-Structure a Flowchart, b and c Assembly code examples

The pseudo code in the left column may be programmed by the instructions of the right column:

LOOP

Correspondence between some flowcharts constructs and register transfer notation (RTN)




Fig. 3.27 Flow diagram and instruction skeleton associated to (a) delay loops and (b) iteration loops

LOOP

The pseudo code in the left column may be programmed by the instructions of the right column:

Step 1. Initialize pointer = NUMBERS, SUM = 0, COUNTER = 2.	Step1: mov #NUMBERS, R8 mov #0, R9 mov #2, R10
Step 2. Read number & increment pointer.	Read: mov @R8+, R11
Step 3. If number is not multiple of 4, go to step 2.	Step3: tst #3, R11 jnz Read
Step 4. Add to SUM	Step4: add R11, R9
Step 5. Decrement COUNTER.	Step5: dec R10
Step 6. If COUNTER ≠ 0 go to step 2.	Step6: jnz Read
Step 7. Store Result.	Step7: mov R9, &RESULT




Fig. 4.22 WHILE-Loop structure: a Generic pseudo code; b Flowchart; c Assembly structure




Fig. 4.23 REPEAT-UNTIL-Loop structure: a Generic pseudo code; b Flowchart; c Assembly structure

LOOP

Example 4.14 A polling example

Let us illustrate polling with an example: a red LED and a green LED are driven by pins P1.0 and P1.6 of port 1, respectively. An LED is on if the output at the pin is high. A pushbutton is connected at pin P1.3, provoking a low voltage when down and a high voltage when up. The objective of the code is to turn on the red LED with the green LED off while the button is kept down, and conversely when it is up. Figure 4.24 illustrates the flow chart and code for the infinite loop of the main code. This is only part of the complete source program.




Fig. 4.24 Polling a button down with LEDs: flowchart and code

STACK

- **A portion of memory used to temporarily store data**
 - **Access through special register Stack Pointer (SP)**
 - **Last-in-First-out (LIFO) operation**
 - **Stack contents is volatile**
- **Stack Operations**
 - **PUSH: Places data on top of the stack**
 - **POP (or pull) : Retrieves data from the top of the stack**
 - **Other instructions and events modifying the stack**
- **Invoking and returning from a subroutine call**
- **Responding and returning from an interrupt event**

STACK





Fig. 3.28 Illustrating the stack operation. **a** TOS = 5 for pushing, **b** TOS = 6 for pulling, **c** After pulling, new TOS = 7


STACK

- (a) The stack is empty after the processor has been reset. The stack pointer should contain the address of the last word used, but there is none yet. It must therefore be initialized to the first address beyond the top of RAM, 0x0280 in the F2013. The hardware of the processor does *not* do this itself. For programs written in C, the compiler initializes the stack automatically as part of the startup code, which runs silently before the program starts, but *you must initialize SP yourself in assembly language*. This was shown in the section “Automatic Control: Use of Subroutines” on page 99.
- (b) The word 0x1234 has been added or *pushed* on to the stack. (The details of the instructions are explained later; recall that # means an immediate or literal value.) The value of SP is first decreased by 2 so that it points to the new location on the stack, then the value is copied to this address. This is called *predecrement addressing*.
- (c) The byte 0x56 has been written to the stack. It goes into the lower byte of the next word, whose upper byte is wasted. A further word of 0x789A is written afterward and SP now points to this value.
- (d) A word has been removed, pulled or *popped* from the stack into the register R15. This retrieves the most recently added value, 0x789A, and copies it into R15. The stack pointer is increased by 2 afterward (postincrement addressing) and now points to the previously added value, the byte 0x56. Effectively the word 0x789A has been removed from the stack because it is now at a lower address than SP. The value remains in RAM until further values are pushed onto the stack, which grows downward and overwrites the old contents.


(a) Stack after initialization.




(b) Stack after `push.w #0x1234`.



(c) Stack after `push.b #0x56` followed by `push.w #0x789A`.



(d) Stack after `pop.w R15`.



STACK

- Push
 - Update the stack pointer to point to the new TOS
 - Copy the operand to the new TOS
- Pop or Pull
 - Copy the contents in the actual TOS to the destination
 - Update the stack pointer to point to the new TOS
 - Example: PUSH R9 and POP R9 (assume SP = 027Eh)




Fig. 3.29 The stack, SP register. **a** Push operation, **b** Pop operation




Fig. 4.13 Illustration of **push** and **pop** in Example 4.5. **a** After push operations, **b** Just before pop R6 in correct sequence, **c** After pop R6 in correct sequence, **d** After pop R6 in incorrect sequence

Correct Sequence:

```

FIRST: push R6      ;save R6
       push R5
       mov #1234h,R6
       mov #0xFEDC,R5
       pop R5      ;recover R5
LAST:  pop R6      ;recover R6

```


Incorrect Sequence:

```

FIRST: push R6      ;save R6
       push R5      ;save R5
       mov #1234h,R6
       mov #0xFEDC,R5
LAST:  pop R6      ;recover R6

```

SUBROUTINE



1. Function Call
- Saves PC onto stack
2. Function Execution

- PC loaded with function address
3. Executing the Return

- Restore the PC from the stack
4. Back at Main Program

Continue at instruction after "CALL"

Fig. 3.31 Invoking a subroutine




Fig. 3.32 Stack pointer use in the invocation and return of subroutines. **a** Stack before call, **b** Stack after call, **c** Stack after return