

**ELE 312**  
**Digital Electronics**

<http://www.ee.hacettepe.edu.tr/~usezen/ele312/>

**Textbooks**

- DeMassa and Ciccone, *Digital Integrated Circuits*, John Wiley & Sons.
- Taub and Schilling, *Digital Integrated Electronics*, McGraw-Hill

## **Contents**

- Basic Properties of Digital Integrated Circuits
- Diode Digital Circuits
- BJT Digital Circuits
  - Ebers & Moll equations
  - Transistor modelling
  - State of transistor in a circuit
- Resistor-Transistor Logic (RTL)
- Diode-Transistor Logic (DTL)
- Transistor-Transistor Logic (TTL)
- Schottky Transistor – Transistor Logic (STTL)
- Different TTL Gates
- Emitter-Coupled Logic (ECL)
- MOS Digital Circuits
- NMOS Gates
- CMOS Gates


## **Properties of Digital Integrated Circuits**



### Noise Sensitivities

(For logical level 1)  $V_{NSH} = V_{OH} - V_M$

(For logical level 0)  $V_{NSL} = V_M - V_{OL}$



### Noise Immunities


(For logical level 1)  $V_{NIH} = \frac{V_{NSH}}{V_{LS}}$

(For logical level 0)  $V_{NIL} = \frac{V_{NSL}}{V_{LS}}$

### FAN-IN and FAN-OUT


$$N_{\text{high}} = \left\lfloor \frac{I_{\text{OUT(high)}}}{I'_{\text{IN(high)}}} \right\rfloor$$

$$N_{\text{low}} = \left\lfloor \frac{I_{\text{OUT(low)}}}{I'_{\text{IN(low)}}} \right\rfloor$$




Maximum fan-out:  $N_{\text{max}} = \min(N_{\text{high(max)}}, N_{\text{low(max)}})$

## Propagation Delays




## Rise and fall times and turn-on and turn-off times



## Power dissipation

Average Power Dissipation = Average Power Supplied




$$P_{CC} = I_{CC} V_{CC}$$

$$P_{EE} = I_{EE} V_{EE}$$

$$P_{CC(\text{avg})} = \frac{P_{CC(\text{OH})} + P_{CC(\text{OL})}}{2}$$

$$P_{CC(\text{avg})} = \frac{I_{CC(\text{OH})} + I_{CC(\text{OL})}}{2} V_{CC}$$

## Logic Element Equivalent Circuit and Fan-out



Power - Delay Product:


Speed-power product = (Average Power Diss) x (Propagation Delay)

$$PD = P_{DISS(av)} \times t_{P(av)}$$


## Diode Digital Circuits

## Diodes



### Symbols



PN Junction



MN Schottky Junction




### Shockleys Eq

$$I_D = I_s (e^{V_D/V_T} - 1) \quad \text{where } V_T = \frac{kT}{q}$$


for Forward Bias

$$V_D \cong V_0 = 0.7 \text{ V}$$

### IV Characteristics





### SPICE model





$$I'_D = I_s (e^{V_D/V_T} - 1)$$


### Basic Logic Gates: AND




### Basic Logic Gates: OR




### Clamping Diodes




### Level shifting diodes




### Level Shifting Diode AND Gate



### Level Shifting Diode OR Gate





**Ex.** Find the output low and high voltages for the circuit shown above, where  $V_{CC} = V_{EE} = 4V$ ,  $V_{D(ON)} = 0.7V$ ,  $R_H = 1k\Omega$ ,  $R_L = 2k\Omega$ .

