Contents

Transistor-Transistor Logic (TTL) and Other TTL Gates Basic TTL Inverter Basic TTL NAND Gate Standard TTL NAND Gate TTL Fan-Out Open-Collector TTL Low Power TTL (LTTL) High Speed TTL (HTTL) Other TTL Gates AND Gate NOR Gate OR Gate AND-OR-INVERT (AOI) Gates XOR Gate Schmitt Trigger Inverters and NAND Gates Basic Emitter-Coupled Schmitt Trigger Noninverter Schmitt Trigger NAND Gate Tri-State Buffers		
Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II	09-Dec-2017	1 / 49

Transistor-Transistor Logic (TTL) and Other TTL Gates Basic TTL Inverter

Transistor-Transistor Logic (TTL)

 Transistor-Transistor Logic (TTL) which is introduced in 1965 in order to provide increased fan-out, improved transient response and reduced chip area.





Transistor-Transistor Logic (TTL) and Other TTL Gates Basic TTL Inverter VTC Q_{O(OFF)} QI(SAT) Qo(FA) QI(SAT) $V_{\rm m} = 0.6$ $V_{\rm m} = 0.5$ V_№ (V) We can summarize the state of the active elements for output-high and output-low states as indicated in the table below State of Active Elements for Output-High and Output-Low States V_{OH} Element V_{OL} Q_O Cutoff (OFF) Saturated (SAT) Q_I Saturated (SAT) Reverse Active (RA) Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II 09-Dec-2017 4 / 49



Transistor-Transistor Logic (TTL) and Other TTL Gates Basic TTL NAND Gate

Basic TTL NAND Gate

 NAND function is inherently provided by the TTL logic family by using a multiple-emitter BJT (ensuring a much-less chip area) as shown in the figure below for a three-input basic TTL NAND gate.











































V...= 5

V.m = 3.0

2

09-Dec-2017

5 V. (V)

09-Dec-2017

27 / 49

25 / 49

Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II

Transistor-Transistor Logic (TTL) and Other TTL Gates AND Gate

4kΩ R., ≥ 2kΩ

R_o S

D. 5

0,

knee is not present in the VTC of the TTL AND gate in contrast to the VTC of the

 $V_{IL} = V_{BE,SD(FA)} + V_{BE,S2(FA)} - V_{CE,I(SAT)}$

 $V_{IH} = V_{BE,SD(SAT)} + V_{BE,S2(SAT)} - V_{CE,I(SAT)}$

1.6 kΩ

1 10

TTL NAND gate, and the transition region is more abrupt. Thus,

 $V_{OH} = V_{CC} - V_{BE,P(FA)} - V_{D,L(ON)}$

 $V_{OL} = V_{CE,O(SAT)}$

Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II



Transistor-Transistor Logic (TTL) and Other TTL Gates NOR Gate

NOR Gate

■ NOR function is obtained by using separate input sections Q_I , R_B and Q_S for the inputs where drive splitter transistors are connected in parallel (i.e., their collectors and emitters are connected together) as shown in the figure on the left below. Circuit symbol for the NOR gate is also displayed in the figure on the right below.





Transistor-Transistor Logic (TTL) and Other TTL Gates OR Gate

OR Gate

OR function is obtained by using separate input sections and parallel drive splitter transistors of the second lvel inversion circuitry as shown in the figure on the left below. Circuit symbol for the OR gate is also displayed in the figure on the right below.











Transistor-Transistor Logic (TTL) and Other TTL Gates XOR Gate

$$INA$$

 INB $F = A XOR B = A \oplus B$

Circuit symbol and truth table for an XOR gate are given in the figure above and the table below, respectively

Truth Table for an XOR Gat			
V_{INA}	V_{INB}	V_{OUT}	
LOW	LOW	LOW	
LOW	HIGH	HIGH	
HIGH	LOW	HIGH	
HIGH	HIGH	LOW	

As we notice, the output is LOW when the inputs are the same, and HIGH when the inputs are different

Also, the outputs will be the same, even when the inputs are inverted, i.e,
$$F=A\oplus B=\overline{A}\oplus\overline{B}$$

Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II

09-Dec-2017 35 / 49 Fransistor-Transistor Logic (TTL) and Other TTL Gates XOR Gate



Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II

09-Dec-2017 36 / 49

















Transistor-Transistor Logic (TTL) and Other TTL Gates Schmitt Trigger Inverters and NAND Gates R., 1.6 kΩ 110 ЗЛŢ er 5400/7400 TTL totem po level **Example 10:** For the Schmitt Trigger NAND circuit above, determine the V_{OL} , V_{OL} , V_{IU} and V_{ID} values where $R_{CS1} = 4 \text{ k}\Omega$, $R_{CS2} = 2.5 \text{ k}\Omega$, and $R_{SE} = 1 \text{ k}\Omega$. HINT: Use the results in Example 9. Solution: $V_{OH}=V_{CC}-V_{BE,P(FA)}-V_{D,L(ON)}=3.6\,\mathrm{V}$ $V_{OL} = V_{CE,O(SAT)} = 0.2 \,\mathrm{V}$ $V_{ID}=V_{IUS}-V_{D,I(ON)}=1.8\,\mathrm{V}$ $V_{IU}=V_{IDS}-V_{D,I(ON)}=0.96\,\mathrm{V}$ Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II 09-Dec-2017 45 / 49 Transistor-Transistor Logic (TTL) and Other TTL Gates Tri-State Buffers

Tri-State Buffers

■ Circuit symbol and truth table for a low-enabled tri-state buffer (or noninverter) are given in the figure above and the table below, respectively.

Trut h	Table	for a	Low-Enabled	Tri-State	Buffer
Trut h	Table	for a	Low-Enabled	Tri-State	Buffer

V_{IN}	V_{EN}	V _{OUT}
LOW	LOW	LOW
HIGH	LOW	HIGH
LOW	HIGH	HIGH IMPEDANCE (Z)
HIGH	HIGH	HIGH IMPEDANCE (Z)
		<u></u>

- Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE315 Electronics II
- 09-Dec-2017 46 / 49





